TITLE

Ferroelectric transistors with improved characteristics at high temperature

AUTHOR(S)
Salvatore, Giovanni A.; Lattanzio, Livio; Bouvet, Didier; Stolichnov, Igor; Setter, Nava; Ionescu, Adrian M.
PUB. DATE
August 2010
SOURCE
Applied Physics Letters;8/2/2010, Vol. 97 Issue 5, p053503
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
We report on the temperature dependence of ferroelectric metal-oxide-semiconductor (MOS) transistors and explain the observed improved characteristics based on the dielectric response of ferroelectric materials close to the Curie temperature. The hysteretic current-voltage static characteristics of a fully depleted silicon-on-insulator transistor, with 40 nm vinylidene fluoride trifluorethylene, and 10 nm SiO2 gate stack, are measured from 300 to 400 K. In contrast with conventional MOS field effect transistors (MOSFETs), the subthreshold swing and the transconductance show, respectively, a minimum and a maximum near the Curie temperature (355 K) of the ferroelectric material. A phenomenological model is proposed based on the Landau–Ginzburg theory. This work demonstrates that a MOSFET with a ferroelectric layer integrated in the gate stack could have nondegraded or even improved subthreshold swing and transconductance at high temperature even though the hysteresis window is reduced. As a consequence, we suggest that for ferroelectric transistors with appropriately designed Curie temperatures, the performance degradation of logic or analog circuits, nowadays operating near 100 °C, could be avoided.
ACCESSION #
52802609

 

Related Articles

  • The Impact of High Dielectric Permittivity on SOI Double-Gate Mosfet Using Nextnano Simulator. Slimani, Samia; Djellouli, Bouaza // Sensors & Transducers (1726-5479);Mar2012 Supplement, p231 

    Performance of high-k Double-Gate SOI MOSFETs is studied and compared to silicon dioxide based devices. This is achieved by computing variation of threshold voltage, swing subthreshold, leakage current and drain-induced barrier lowering (DIBL) with respect to different gate bias (VG) when gate...

  • Challenges for 10 nm MOSFET process integration. Östling, Mikael; Malm, Bengt Gunnar; Haartman, Martin von; Hållstedt, Julius; Zhen Zhang; Hellström, Per-Erik; Zang, Shili // Journal of Telecommunications & Information Technology;2007, Vol. 2007 Issue 2, p25 

    An overview of critical integration issues for future generation MOSFETs towards 10 nm gate length is presented. Novel materials and innovative structures are discussed. The need for high-k gate dielectrics and a metal gate electrode is discussed. Different techniques for strain-enhanced...

  • Dielectric function of Si1–xGex films grown on silicon-on-insulator substrates. In-Sung Park; Yong Chan Jung; Jinho Ahn; Tae-Hun Shim; Du-Yeong Lee; Jea-Gun Park // Journal of Applied Physics;2014, Vol. 115 Issue 23, p233707-1 

    The dielectric functions of undoped and P-doped Si1–xGex (SiGe) films with a compressive strain on silicon-on-insulator (SOI) substrates are obtained by using spectroscopic ellipsometry. The respective Kato–Adachi and Tauc–Lorentz models are best fitted to the undoped and...

  • Coulomb scattering in high-κ gate stack silicon-on-insulator metal-oxide-semiconductor field effect transistors. Jiménez-Molinos, F.; Gámiz, F.; Donetti, L. // Journal of Applied Physics;Sep2008, Vol. 104 Issue 6, p063704 

    A new model for calculating Coulomb perturbation potentials in bidimensional semiconductor structures is proposed. The main advantage of this model is that it can be applied for an arbitrary number of layers with different permittivities. As an example of how it could be used, we studied the...

  • Proposal of High-Temperature-Operation Tolerant SOI MOSFET and Preliminary Study on Device Performance Evaluation. Yasuhisa Omura // Active & Passive Electronic Components;2011, p1 

    We propose a high-temperature-operation (HTOT) SOI MOSFET and show preliminary simulation results of its characteristics. It is demonstrated that HTOT SOI MOSFET operates safely at 700 K with no thermal instability because of its expanded effective bandgap. It is shown that its threshold voltage...

  • Charge-pumping characterization of SOI devices fabricated by means of wafer bonding over pre-patterned cavities. Głuszko, Grzegorz; Łukasiak, Lidia; Kilchytska, Valeriya; Tsung Ming Chung; Olbrechts, Benoit; Flandre, Denis; Raskin, Jean-Pierre // Journal of Telecommunications & Information Technology;2007, Vol. 2007 Issue 3, p61 

    The quality of the silicon-buried oxide bonded interface of SOI devices created by thin Si film transfer and bonding over pre-patterned cavities, aiming at fabrication of DG and SON MOSFETs, is studied by means of charge-pumping (CP) measurements. It is demonstrated that thanks to the chemical...

  • Quantum transport in a nanosize silicon-on-insulator metal-oxide-semiconductor field-effect transistor. Croitoru, M. D.; Gladilin, V. N.; Fomin, V. M.; Devreese, J. T.; Magnus, W.; Schoenmaker, W.; Sorée, B. // Journal of Applied Physics;1/15/2003, Vol. 93 Issue 2, p1230 

    An approach is developed for the determination of the current flowing through a nanosize silicon-on-insulator metal-oxide-semiconductor field-effect transistors. The quantum-mechanical features of the electron transport are extracted from the numerical solution of the quantum Liouville equation...

  • Special size effects in advanced single-gate and multiple-gate SOI transistors. Ohata, Akiko; Ritzenthaler, Romain; Faynot, Olivier; Cristoloveanu, Sorin // Journal of Telecommunications & Information Technology;2007, Vol. 2007 Issue 2, p14 

    State-of-the-art SOI transistors require a very small body. This paper examines the effects of body thinning and thin-gate oxide in SOI MOSFETs on their electrical characteristics. In particular, the influence of film thickness on the interface coupling and carrier mobility is discussed. Due to...

  • Suppression of 1/f Noise in Accumulation Mode FD-SOI MOSFETs on Si(100) and (110) Surfaces. Cheng, W.; Tye, C.; Gaubert, P.; Teramoto, A.; Sugawa, S.; Ohmi, T. // AIP Conference Proceedings;4/23/2009, Vol. 1129 Issue 1, p337 

    In this paper, a new approach to reduce the 1/f noise levels in the MOSFETs on varied silicon orientations, such as Si(100) and (110) surfaces, has been carried out. We focus on the Accumulation-mode (AM) FD-SOI device structure and demonstrate that the 1/f noise levels in this AM FD-SOI MOSFETs...

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics