TITLE

Optimizing transistor performance of percolating carbon nanotube networks

AUTHOR(S)
Sangwan, V. K.; Behnam, A.; Ballarotto, V. W.; Fuhrer, M. S.; Ural, Ant; Williams, E. D.
PUB. DATE
July 2010
SOURCE
Applied Physics Letters;7/26/2010, Vol. 97 Issue 4, p043111
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
In percolating networks of mixed metallic and semiconducting carbon nanotubes (CNTs), there is a tradeoff between high on-current (dense networks) and high on/off ratio (sparse networks). Experiments on transistors and Monte Carlo simulations were performed to determine the scaling behavior of device resistivity as a function of channel length (L) for CNT density (p) between 0.04 and 1.29 CNTs/μm2 in the on- and off-states (nanotube root mean square length of 5 μm). Optimized devices with field-effect mobility up to 50 cm2/V s at on/off ratio >103 were obtained at channel width W=50 μm and L>70 μm for p=0.54–0.81 CNTs/μm2.
ACCESSION #
52616431

 

Related Articles

  • Variability and reliability analysis in self-assembled multichannel carbon nanotube field-effect transistors. Zhaoying Hu; Tulevski, George S.; Hannon, James B.; Afzali, Ali; Liehr, Michael; Park, Hongsik // Applied Physics Letters;6/15/2015, Vol. 106 Issue 24, p1 

    Carbon nanotubes (CNTs) have been widely studied as a channel material of scaled transistors for high-speed and low-power logic applications. In order to have sufficient drive current, it is widely assumed that CNT-based logic devices will have multiple CNTs in each channel. Understanding the...

  • Novel charge injection transistors with heterojunction source (launcher) and drain (blocker).... Tian, H.; Kim, K.W. // Applied Physics Letters;7/12/1993, Vol. 63 Issue 2, p174 

    Examines the novel charge injection transistors with heterojunction source and drain configurations. Use of band gap material as the device source or drain regions; Effect of source and drain heterojunctions on real space transfer and blocking electrons; Application of the Monte Carlo...

  • Performance predictions for a silicon velocity modulation transistor. Crow, G. C.; Abram, R. A. // Journal of Applied Physics;1/15/1999, Vol. 85 Issue 2, p1196 

    Presents information on a study which demonstrated the drain current modulation in a silicon velocity transistor using a Monte Carlo simulation. Monte Carlo model used; Results and discussion.

  • Design and Analysis of Power and Variability Aware Digital Summing Circuit. Islam, Aminul; Hasan, Mohd. // International Journal on Communication;Jul2011, Vol. 2 Issue 2, p6 

    Due to aggressive scaling and process imperfection in sub-45 nm technology node Vt (threshold voltage) shift is more pronounced causing large variations in circuit response. Therefore, this paper presents the analyses of various popular 1-bit digital summing circuits in light of PVT (process,...

  • A Symmetric, Multi-Threshold, High-Speed and Efficient-Energy 1-Bit Full Adder Cell Design Using CNFET Technology. Safaei Mehrabani, Yavar; Eshghi, Mohammad // Circuits, Systems & Signal Processing;Mar2015, Vol. 34 Issue 3, p739 

    This paper presents two asymmetric and symmetric multi-threshold, high-speed, and energy-efficient Full Adder cells using Carbon Nanotube Field Effect Transistors (CNFETs). The utilization of unique properties to CNFETs to build structures inaccessible to MOSFETs technology is also evoked,...

  • Monte Carlo Analysis of Propagation Delay Deviation due to Process Induced Line Parasitic Variations in Global VLSI Interconnects. Verma, K. G.; Kaushik, Brajesh Kumar; Singh, Raghuvir // International Journal of Computer Applications;Apr2011, Vol. 20, p26 

    Process variation has recently emerged as a major concern in the design of circuits including interconnect in current nanometer regime. Process variation leads to uncertainties of circuit performances such as propagation delay. The performance of VLSI/ULSI chip is becoming less predictable as...

  • Ensemble Monte Carlo analysis of self-heating effects in graded heterojunction bipolar transistors. Kumar, T.; Cahay, M.; Roenker, K. // Journal of Applied Physics;2/15/1998, Vol. 83 Issue 4, p1869 

    Focuses on an analytical experiment which was conducted on self-heating effects in graded AIGaAs/GaAs heterojunction bipolar transistors, using an ensemble Monte Carlo model. Indepth look at the model; Detailed information on the experiment; Results of the experiment.

  • Physics of real-space transfer transistors. Kizilyalli, I. C.; Hess, K. // Journal of Applied Physics;3/1/1989, Vol. 65 Issue 5, p2005 

    Examines the physics of real-space transfer transistors by self-consistent particle Monte-Carlo methods. Reasons for negative differential resistance; Saturation of drain and substrate currents; Analysis of the negative transconductance effect.

  • A two-dimensional ensemble Monte Carlo simulation of hole transport in heavily doped small n-type emitters. Pan, Y. // Journal of Applied Physics;2/15/1992, Vol. 71 Issue 4, p1823 

    Presents a two-dimensional ensemble Monte Carlo simulation of hole transport in heavily doped small n-type emitters. Advances in the development of bipolar silicon transistors; Structure of the energy band; Discussion on the results of the experiment.

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics