TITLE

Characteristics of a band edge p-channel metal-oxide-semiconductor field effect transistors fabricated with a high-k /WAlx/TiSiN gate stack

AUTHOR(S)
Chang Seo Park; Hussain, Muhamad M.; Bersuker, Gennadi; Kirsch, Paul D.; Jammy, Raj
PUB. DATE
July 2010
SOURCE
Applied Physics Letters;7/12/2010, Vol. 97 Issue 2, p023501
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
A metal/high-k gate stack with a p-type band edge effective work function (EWF) of about 5.0 eV is demonstrated using a thin WAlx capping layer. The WAlx stack exhibits a lower threshold voltage (higher flatband voltage) value and better equivalent oxide thickness scalability than previously reported high EWF gate stacks using an AlOx cap. The WAlx cap p-channel metal-oxide-semiconductor field-effect transistors (pMOSFETs) show significantly improved negative bias temperature instability (NBTI) characteristics than AlOx-capped pMOSFETs, which is attributed to negligible diffusion of Al into the interfacial oxide layer adjacent to the Si substrate.
ACCESSION #
52289448

 

Related Articles

  • An Analytical Model for Fringing Capacitance in Double gate Hetero Tunnel FET and Analysis of effect of Traps and Oxide charges on Fringing Capacitance. Bhowmick, Brinda; Baishya, Srimanta // International Journal of VLSI Design & Communication Systems;Feb2012, Vol. 3 Issue 1, p1 

    In this paper fringe capacitance of double hetero gate Tunnel FET has been studied. The physical model for fringe capacitance is derived considering source gate overlap and gate drain non overlap. Inerface trap charge and oxide charges are also introduced under positive bias stress and hot...

  • Characterization of SiO2/4H-SiC interface by device simulation and temperature dependence of on-resistance of SiC MOSFET. K. Ohtsuka; S. Hino; A. Nagae; R. Tanaka; Y. Kagawa; N. Miura; S. Nakata // Materials Science Forum;2014, Vol. 778-780, p993 

    MOS interface traps are characterized by device simulation on the basis of temperature dependence of lateral MOS-TEG devices on the same Al-implanted p-type region as vertical device. The simulation shows fairly large Dit in SiO2/4H-SiC interface, corresponding to the suggested trap density...

  • High Mobility 4H-SiC MOSFETs Using Lanthanum Silicate Interface Engineering and ALD Deposited SiO2. Xiangyu Yang; Bongmook Lee; Misra, Veena // Materials Science Forum;2014, Vol. 778-780, p557 

    In this work, we have developed a novel gate stack to enhance the mobility of Si face (0001) 4H-SiC lateral MOSFETs while maintaining a high threshold voltage. The gate dielectric consists a thin lanthanum silicate layer at SiO2 dielectric interface and SiO2 deposited by atomic layer deposition....

  • Impact of high temperature annealing on La diffusion and flatband voltage (Vfb) modulation in TiN/LaOx/HfSiON/SiON/Si gate stacks. Boujamaa, R.; Baudot, S.; Rochat, N.; Pantel, R.; Martinez, E.; Renault, O.; Detlefs, B.; Zegenhagen, J.; Loup, V.; Martin, F.; Gros-Jean, M.; Bertin, F.; Dubourdieu, C. // Journal of Applied Physics;Mar2012, Vol. 111 Issue 5, p054110 

    We present a detailed analysis of the impact of high temperature annealing on the chemical and electronic properties of TiN/HfSixOyNz/SiOxNy/Si gate stacks, where an ultra-thin LaOx capping layer (0.4-1 nm) is inserted between the TiN metal gate and the HfSixOyNz dielectric. From our...

  • Work function engineering using lanthanum oxide interfacial layers. Alshareef, H. N.; Quevedo-Lopez, M.; Wen, H. C.; Harris, R.; Kirsch, P.; Majhi, P.; Lee, B. H.; Jammy, R.; Lichtenwalner, D. J.; Jur, J. S.; Kingon, A. I. // Applied Physics Letters;12/4/2006, Vol. 89 Issue 23, p232103 

    A La2O3 capping scheme has been developed to obtain n-type band-edge metal gates on Hf-based gate dielectrics. The viability of the technique is demonstrated using multiple metal gates that normally show midgap work function when deposited directly on HfSiO. The technique involves depositing a...

  • Low frequency noise in amorphous silicon thin film transistors with SiNx gate dielectric. Rumyantsev, S. L.; Jin, Sung Hun; Shur, M. S.; Park, Mun-Soo // Journal of Applied Physics;Jun2009, Vol. 105 Issue 12, p124504-1 

    The analysis of experimental data following the McWhorter model for the low frequency noise in amorphous Si thin film transistors (TFTs) with SiNx gate dielectric revealed relatively low density of traps Nt≈1019 (cm3 eV)-1. This value is close to the lower limit ever reported for amorphous...

  • Dielectric function of Si1–xGex films grown on silicon-on-insulator substrates. In-Sung Park; Yong Chan Jung; Jinho Ahn; Tae-Hun Shim; Du-Yeong Lee; Jea-Gun Park // Journal of Applied Physics;2014, Vol. 115 Issue 23, p233707-1 

    The dielectric functions of undoped and P-doped Si1–xGex (SiGe) films with a compressive strain on silicon-on-insulator (SOI) substrates are obtained by using spectroscopic ellipsometry. The respective Kato–Adachi and Tauc–Lorentz models are best fitted to the undoped and...

  • Electron and hole components of tunneling currents through an interfacial oxide-high-k gate stack in metal-oxide-semiconductor capacitors. Noor, Fatimah A.; Abdullah, Mikrajuddin; Sukirno; Khairurrijal; Ohta, Akio; Miyazaki, Seiichi // Journal of Applied Physics;Nov2010, Vol. 108 Issue 9, p093711 

    Two different components of tunneling current in the TiN/HfSiOxN/SiO2/p-Si(100) metal-oxide-semiconductor capacitor have been presented. The tunneling currents were calculated by taking into account a longitudinal-transverse kinetic energy coupling. The calculated tunneling currents were...

  • Inversion-channel GaN metal-oxide-semiconductor field-effect transistor with atomic-layer-deposited Al2O3 as gate dielectric. Y. C. Chang; W. H. Chang; H. C. Chiu; L. T. Tung; C. H. Lee; Shiu, K. H.; M. Hong; J. Kwo; J. M. Hong; C. C. Tsai // Applied Physics Letters;8/4/2008, Vol. 93 Issue 5, p053504 

    Inversion n-channel GaN metal-oxide-semiconductor field-effect-transistors (MOSFETs) using atomic-layer-deposited Al2O3 as a gate dielectric have been fabricated, showing well-behaved drain I-V characteristics. The drain current was scaled with gate length (varying from 1 to 16 μm), showing a...

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics