Scaling down of amorphous indium gallium zinc oxide thin film transistors on the polyethersulfone substrate employing the protection layer of parylene-C for the large-scale integration

Seongpil Chang; Ki-Young Dong; Jung-Ho Park; Tae-Yeon Oh; Jong-Woo Kim; Sang Yeol Lee; Byeong-Kwon Ju
June 2010
Applied Physics Letters;6/14/2010, Vol. 96 Issue 24, p243504
Academic Journal
We have investigated the parylene-groups for the device scaling-down as the protection layer of polyethersulfone (PES) substrate. In general, photolithography process on the PES substrate could not be allowed due to its poor chemical resistance. In this work, parylene-C is used as the protection layer. However, adhesion problem is observed caused by the hydrophobic property of parylene-groups. Thereby we additionally used SiO2 as the adhesion layer. Finally, we demonstrated the scaling-down of amorphous indium gallium zinc oxide thin film transistor on a plastic substrate by using lithography technique. Field-effect mobility, threshold voltage, current on-to-off ratio are measured to be 0.84 cm2/V s, 19.7 V, and 7.62×104, respectively.


Related Articles

  • First-order transition in confined water between high-density liquid and low-density amorphous phases. Koga, Kenichiro; Tanaka, Hideki; Zeng, X.C. // Nature;11/30/2000, Vol. 408 Issue 6812, p564 

    Reports evidence from molecular dynamics simulations for another type of first-order phase transition, a liquid-to-bilayer amorphous transition, above the freezing temperature of bulk water at atmospheric pressure. Occurrence of the transition only when water is confined in a hydrophobic slit...

  • Below threshold conduction in a-Si:H thin film transistors with and without a silicon nitride passivating layer. Slade, H. C.; Shur, M. S.; Deane, S. C.; Hack, M. // Applied Physics Letters;10/21/1996, Vol. 69 Issue 17, p2560 

    We report temperature measurements of inverted staggered amorphous silicon thin film transistor subthreshold conductance for devices with and without a top silicon nitride passivating layer. Subthreshold conductance activation energies clearly show the different conductance paths in the active...

  • Drain current reduction by source electrode overlap in hydrogenated amorphous silicon thin-film transistors. Uchikoga, Shuichi; Akiyama, Masahiko; Koizumi, Takashi; Tada, Masahiro; Ikeda, Mitsushi; Wada, Tetsunori; Suzuki, Kouji // Journal of Applied Physics;12/15/1994, Vol. 76 Issue 12, p8150 

    Presents information on a study which investigated the characteristics of hydrogenated amorphous silicon thin film transistors as a function of the overlap of the source electrode on top of the passivation layer. Sample preparation; Numerical simulation; Source series resistance formed by...

  • Reducing threshold voltage shifts in amorphous silicon thin film transistors by hydrogenating.... Jun-Wei Tsai; Chun-Yao Huang // Applied Physics Letters;9/1/1997, Vol. 71 Issue 9, p1237 

    Examines the reduction of threshold voltage shifts in amorphous silicon thin film transistors. Impact of a short H[sub 2] plasma treatment of the gate SiN[sub x] on the bias stress of threshold shifts; Attribution of the shifts to the plasma induced reconstruction of SiN[sub x]; Degradation of...

  • Deep trapping controlled switching characteristics in amorphous silicon thin-film transistors. van Berkel, C.; Hughes, J. R.; Powell, M. J. // Journal of Applied Physics;11/1/1989, Vol. 66 Issue 9, p4488 

    Reports the transient effects in amorphous silicon thin-film transistors (TFTs) occurring upon switch-on and switch-off. Application of amorphous silicon TFTs; Thermal equilibrium between the injected free electrons and the shallow tail states; Effects of band bending in the space-charge region.

  • Performance of thin hydrogenated amorphous silicon thin-film transistors. Kanicki, J.; Libsch, F. R.; Griffith, J.; Polastre, R. // Journal of Applied Physics;2/15/1991, Vol. 69 Issue 4, p2339 

    Discusses a study which analyzed the influence of the mask channel length on the performance of the hydrogenated amorphous silicon (a-Si:H) thin-film transistors (TFT). Structure fabrication of TFT; Method of reducing the source/drain contact series resistance; Effects of the reduction of...

  • Templated formation of giant polymer vesicles with controlled size distributions. Howse, Jonathan R.; Jones, Richard A. L.; Battaglia, Giuseppe; Ducker, Robert E.; Leggett, Graham J.; Ryan, Anthony J. // Nature Materials;Jun2009, Vol. 8 Issue 6, p507 

    Unilamellar polymer vesicles are formed when a block copolymer self-assembles to form a single bilayer structure, with a hydrophobic core and hydrophilic surfaces, and the resulting membrane folds over and rearranges by connecting its edges to enclose a space. The physics of self-assembly...

  • Single-crystal Si islands on SiO[sub 2] obtained via excimer-laser irradiation of a patterned Si.... Jin Song, H.; Im, James S. // Applied Physics Letters;5/27/1996, Vol. 68 Issue 22, p3165 

    Examines a single-pulse based excimer-laser crystallization technique that transforms photolithographically patterned and SiO[sub 2]-encapsulated amorphous Si regions into single-crystal islands on SiO[sub 2]. Utilization of substantial superlateral growth distances in the method; Conversion of...

  • Tetracene thin film transistors with polymer gate dielectrics. Bertolazzi, Simone; Wünsche, Julia; Cicoira, Fabio; Santato, Clara // Applied Physics Letters;7/4/2011, Vol. 99 Issue 1, p013301 

    The use of polymer dielectrics is an important step towards large-area, flexible, and low-cost electronics. In this letter, we study the effect of the polymer dielectrics polystyrene and parylene C on the charge transport properties of tetracene thin films in transistor configuration. By using...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics