TITLE

Effects of barrier layers on device performance of high mobility In0.7Ga0.3As metal-oxide-semiconductor field-effect-transistors

AUTHOR(S)
Han Zhao; Yen-Ting Chen; Jung Hwan Yum; Yanzhen Wang; Fei Zhou; Fei Xue; Lee, Jack C.
PUB. DATE
March 2010
SOURCE
Applied Physics Letters;3/8/2010, Vol. 96 Issue 10, p102101
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
We have applied single InP barrier layer with different thicknesses and InP/In0.52Al0.48As double-barrier layer to In0.7Ga0.3As Al2O3 metal-oxide-semiconductor field-effect-transistors (MOSFETs) and investigated their effects on device performance. In0.7Ga0.3As MOSFETs with 3 nm InP single-barrier attain 22% higher peak effective mobility while devices with 5 nm InP attain 58% higher peak mobility than the ones without barrier. Devices using InP/In0.52Al0.48As double-barrier achieve mobility enhancement at both low-field (68% at peak mobility) and high-field (55%) compared to ones without barrier. High channel mobility of 4729 cm2/V s has been obtained using InP/In0.52Al0.48As barrier and atomic-layer-deposited Al2O3 gate oxide.
ACCESSION #
48591112

 

Related Articles

  • Nanosecond square high voltage pulse generator for electro-optic switch. Feng, Xian-wang; Long, Xing-wu; Tan, Zhong-qi // Review of Scientific Instruments;Jul2011, Vol. 82 Issue 7, p075102 

    A scalable square high voltage pulse generator, which has the properties of fast rise time, fast fall time, powerful driving capability, and long lifetime, is presented in this paper by utilizing solid state circuitry. A totem-pole topology is designed to supply a powerful driving capability for...

  • Nanosecond Pulsed Electric Fields (nsPEFs) Low Cost Generator Design using Power MOSFET and Cockcroft-Walton Multiplier Circuit as High Voltage DC Source. Sulaeman, M. Y.; Widita, R. // AIP Conference Proceedings;2014, Vol. 1615, p224 

    Purpose: Non-ionizing radiation therapy for cancer using pulsed electric field with high intensity field has become an interesting field new research topic. A new method using nanosecond pulsed electric fields (nsPEFs) offers a novel means to treat cancer. Not like the conventional...

  • Thin Film Applications in Advanced Electron Devices. Fu-Chien Chiu; Tung-Ming Pan; Tapas Kumar Kundu; Chun-Hsing Shih // Advances in Materials Science & Engineering;2014, p1 

    No abstract available.

  • A Tunable Universal Filter Using Dual-X Differential Difference Current Conveyor (DXDDCC). KUMAR, MANISH; KUMAR, UMESH; SRIVASTAVA, M. C. // Journal of Active & Passive Electronic Devices;2011, Vol. 6 Issue 3/4, p321 

    In this paper a tunable voltage mode universal filter using DXDDCC is presented. The circuit employs two DXDDCC, two MOSFET along with two capacitors. The MOSFETs are used for electronic tuning of the cutoff frequency for the filter. The circuit realizes all basic filters with minimum...

  • Enhancement-mode InP n-channel metal-oxide-semiconductor field-effect transistors with atomic-layer-deposited Al2O3 dielectrics. Wu, Y. Q.; Xuan, Y.; Shen, T.; Ye, P. D.; Cheng, Z.; Lochtefeld, A. // Applied Physics Letters;7/9/2007, Vol. 91 Issue 2, p022108 

    Enhancement-mode (E-mode) n-channel InP metal-oxide-semiconductor field-effect transistors (MOSFETs) with 0.75–40 μm gate length fabricated on a semi-insulating substrate with atomic-layer-deposited (ALD) Al2O3 as gate dielectric are demonstrated. The ALD process on III-V compound...

  • 2007 International Technology Roadmap: MOSFET scaling challenges. Zeitzoff, Peter M. // Solid State Technology;Feb2008, Vol. 51 Issue 2, p35 

    The article focuses on the assessment of the International Technology Roadmap for Semiconductors (ITRS) on the challenges of the metal oxide semiconductor field-effect transistor (MOSFET) scaling. According to the author, the transistor intrinsic delay is the key system of measurement for the...

  • Substrate Bias Effects on Drain Induced Barrier Lowering (DIBL) in Short Channel NMOS FETs. Ruangphanit, A.; Phongphanchantra, N.; Poyai, A.; Hruanan, C.; Muanghlua, R.; Khunkhao, S. // Australian Journal of Basic & Applied Sciences;2009, Vol. 3 Issue 3, p1640 

    The substrate biasing characteristics of the Drain-Induced Barrier Lowering (DIBL) effects in short-channel NMOS devices with n+ polysilicon gate that fabricated at TMEC by 0.8 CMOS technology were presented. It was found that by increasing the substrate bias form -1 to -5V, DIBL in NMOS devices...

  • External components provide true shutdown for boost converter. Mostafavi, Navid // EDN Europe;Apr2006, Vol. 51 Issue 4, p74 

    The article focuses on the use of external components to provide true shutdown for boost converter. The circuit is suitable for battery-powered-system applications wherein a microcontroller handles the power management. Addition of MOSFET to a set-up converter enables the SHDN control to block...

  • CMOS Leakage and Power Reduction in Transistors and Circuits: Process and Layout Considerations. Shauly, Eitan N. // Journal of Low Power Electronics & Applications;Mar2012, Vol. 2 Issue 1, p1 

    Power reduction in CMOS platforms is essential for any application technology. This is a direct result of both lateral scaling--smaller features at higher density, and vertical scaling--shallower junctions and thinner layers. For achieving this power reduction, solutions based on process-device...

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics