TITLE

Electron mobility increase in submicronic transistors integrated on ultrathin silicon membranes subjected to high mechanical stress

AUTHOR(S)
Bercu, Bogdan; Montès, Laurent; Rochette, Florent; Mouis, Mireille; Xu Xin; Morfouli, Panagiota
PUB. DATE
March 2010
SOURCE
Applied Physics Letters;3/1/2010, Vol. 96 Issue 9, p092107
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
In this contribution we investigate an original method to apply high values of biaxial stress: The integration of submicronic fully depleted silicon on insulator transistors on ultrathin silicon membranes. The membranes are micromachined in the device substrate, the buried oxide facilitating the control of the membrane thickness below 1 μm. High values of biaxial stress can thus be applied on the transistor channel without the drawbacks of conventional methods. The experimental results obtained using 750 nm thick membranes are presented. The piezoresistive longitudinal coefficient obtained for strained silicon on insulator wafer (240×10-12 Pa-1) is in good agreement with the results obtained by the four-probe bending method.
ACCESSION #
48428973

 

Related Articles

  • In-plane-gate transistors on nonepitaxial silicon directly written by focused-ion-beam implantation. Crell, C.; Weiczorek, K. // Applied Physics Letters;4/29/1996, Vol. 68 Issue 18, p2538 

    Demonstrates the occurrence of focused-ion-beam written in-plane-gate transistors on silicon-on-insulator wafers. Features of channel widths at room temperature; Change in insulating lines following rapid thermal annealing; Impact of high implantation doses on direct current output.

  • Thermal stability of InP-based high electron mobility transistor epitaxial wafers. Sugiyama, Hiroki; Watanabe, Kazuo; Yokoyama, Haruki; Kobayashi, Takashi // Journal of Applied Physics;4/1/2003, Vol. 93 Issue 7, p4260 

    Systematic annealing of the InP-based high electron mobility transistor (HEMT) structure was performed. The thermal stability of the sheet carrier concentration (N[sub s]) and its relation to fluorine contamination were investigated by using van der Pauw-Hall effect measurements, secondary ion...

  • Physics of electron mobility independent of channel orientation in n-channel transistors based on (100) silicon wafers and its experimental verification. Lau, W. S.; Yang, Peizhen; Chen, T. P.; Siah, S. Y.; Chan, L. // Applied Physics Letters;9/27/2010, Vol. 97 Issue 13, p133508 

    The six degenerate ellipsoid model can be used to study the effects of channel orientation on electron mobility. However, this approach has two assumptions: (i) the conduction band minimum near the interface between gate dielectric and silicon channel is the same as that of bulk silicon, (ii)...

  • Silicon wafers for the mesoscopic era. Huff, Howard R. // AIP Conference Proceedings;2001, Vol. 550 Issue 1, p67 

    The biggest challenge facing the future of Front-End Processes at and beyond the 100 nm technology node lies in the fabrication of the basic transistor structure. That process will entail development of a higher-k gate dielectric and the associated processing of the gate stack as well as a...

  • Organic-metal-semiconductor transistor with high gain. Meruvia, M.S.; Hümmelgen, I.A.; Sartorelli, M.L.; Pasa, A.A.; Schwarzacher, W. // Applied Physics Letters;5/17/2004, Vol. 84 Issue 20, p3978 

    We use evaporated C60 as the emitter in a vertical transistor structure with Au base and Si collector. The proportion of emitted electrons that overcome the barrier is measured as at least 0.99. Our metal-base transistor is easy to fabricate as it does not involve wafer bonding or require...

  • Scaling down beyond 15nm.  // Electronics Weekly;10/17/2012, Issue 2524, p6 

    The article presents information on how Belgian research lab Interuniversity Micro-Electronics Center (Imec) is continuing to shrink transistors maintaining the Moore's Law. It is noted that the lab proposes to avoid silicon channels altogether to get high mobility. It is mentioned that wafer...

  • Metallization processes for standardized wide-IO memory applications. Truzzi, Claudio // Solid State Technology;Jan2012, Vol. 55 Issue 1, p10 

    The article presents through-silicon vias (TSV) alternatives for wide-input/output (IO) memory. It mentions that TSVs are manufactured in wafer fabs before the back end of line (BEOL) and after the front end of line (FEOL). It states that TSVs are manufactured after thinning the wholly processed...

  • Metal removal efficiency in deep submicron trenches by wet chemicals. Garnier, Philippe; Drogue, Nathalie; Duru, Romain // Solid State Phenomena;2014, Vol. 219, p32 

    The article presents a study which compares the contamination and removal efficiency of metals between the inside deep silicon trenches and blanket wafers. The study includes the examination of the several cleaning systems including batch spray tool, spin drying single wafer platform, and...

  • Mechanically flexible thin film transistors and logic gates on plastic substrates by use of single-crystal silicon wires from bulk wafers. Seoung-Ki Lee; Houk Jang; Hasan, Musarrat; Jae Bon Koo; Jong-Hyun Ahn // Applied Physics Letters;4/26/2010, Vol. 96 Issue 17, p173501 

    This letter presents a method to fabricate single-crystal silicon wires from (100) wafer and print them onto thin plastic substrates for high-performance, mechanically flexible, thin-film transistors by dry transfer printing. Electrical measurements indicate excellent performance, with a per...

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics