Symmetric Adiabatic Logic Circuits against Differential Power Analysis

Byong-Deok Choi; Kyung Eun Kim; Ki-Seok Chung; Dong Kyue Kim
February 2010
ETRI Journal;2010, Vol. 32 Issue 1, p166
Academic Journal
We investigate the possibility of using adiabatic logic as a countermeasure against differential power analysis (DPA) style attacks to make use of its energy efficiency. Like other dual-rail logics, adiabatic logic exhibits a current dependence on input data, which makes the system vulnerable to DPA. To resolve this issue, we propose a symmetric adiabatic logic in which the discharge paths are symmetric for data-independent parasitic capacitance, and the charges are shared between the output nodes and between the internal nodes, respectively, to prevent the circuit from depending on the previous input data.


Related Articles

  • Channel transmission strategy for mmWave hybrid UAV communications with blockage. Jianwei Zhao; Weimin Jia // Electronics Letters;1/25/2018, Vol. 54 Issue 2, p74 

    The blockage is a tough hurdle for millimetre-wave (mmWave) unmanned aerial vehicle (UAV) communications. In this Letter, the authors propose an angle domain channel transmission scheme for mmWave hybrid UAV communication with blockage. Firstly, they investigate the angle domain channel...

  • Efficient information-theoretic unsupervised feature selection. Lee, J.; Seo, W.; Kim, D.-W. // Electronics Letters;1/25/2018, Vol. 54 Issue 2, p76 

    The method proposed in this Letter selects a feature subset that preserves the data quality in the viewpoint of information theory. Using an efficient information-theoretic evaluation, the proposed method identifies the final feature subset significantly faster than conventional methods.

  • Verifiable secret sharing scheme without dealer based on vector space access structures over bilinear groups. Na Wang; Junsong Fu; Jiwen Zeng // Electronics Letters;1/25/2018, Vol. 54 Issue 2, p77 

    In general, most of the previous secret sharing schemes involve a secret dealer and a number of participants. The dealer generates a secret and then distributes the secret shares to the participants in a centralised manner, which may lead to the data tamper problem. A verifiable secret sharing...

  • DC-16 GHz GaAs track-and-hold amplifier using sampling rate and linearity enhancement techniques. Lin, Y.-A.; Chang, H.-Y.; Wang, Y.-C. // Electronics Letters;1/25/2018, Vol. 54 Issue 2, p83 

    A DC-16 GHz track-and-hold amplifier (THA) using 0.15-µm enhancement-mode GaAs pseudomorphic high-electron mobility transistor process is presented. A switched source follower (SSF) track-and-hold (T/H) stage is modified to enhance the sampling rate and linearity. The input-dependent timing...

  • High-precision time transfer over a 23 km microwave link. Jiye Liu; Xihong Chen // Electronics Letters;1/25/2018, Vol. 54 Issue 2, p87 

    The high-precision time synchronisation is of vital importance in the modern communication, navigation system and weapon system. The microwave time transfer method is adopted to resolve the time synchronisation problem. After expounding the principle and system composition of the method, the...

  • Dual-buck full-bridge grid-connected inverter with common-mode leakage current elimination. Yunzhong Dai; Shengxian Zhuang; Wenzhu Li; Luhang Jiang // Electronics Letters;1/25/2018, Vol. 54 Issue 2, p93 

    The dual-buck full-bridge grid-connected inverter (DFGI) is well known as its no shoot-through problem, high efficiency and high reliability, but the common-mode leakage current exists in the positive half cycle. To solve the problems of common-mode leakage current of the conventional DFGI, a...

  • Output current enhanced cyclic switched-capacitor step-down DC-DC regulator. Wang, W.-L.; Lin, H.; Yu, C.-L.; Henrickson, L. E. // Electronics Letters;1/25/2018, Vol. 54 Issue 2, p95 

    Here, we propose a three-phase cyclic switched-capacitor step-down DC-DC regulator, which enhances output current while using the same total flying capacitance and keeping the same ideal power conversion efficiency as the conventional topology. Dual output voltages of 1.5 and 3.0 V using...

  • Closed-form estimators of CGIG distributed parameters. Mezache, A.; Sahedq, M. // Electronics Letters;1/25/2018, Vol. 54 Issue 2, p99 

    The interpolation method has been employed in non-integer-order moments estimators obtained in a previous work for the parameters of compound-Gaussian clutter model with inverse Gaussian texture (CGIG). Closed-form parameter estimators for the CGIG distributed clutter are derived with no special...

  • Improving data rate of indoor users through time sharing access of femtocell service in underlay heterogeneous network. Karar, S.; Barman, A. Das // Electronics Letters;1/25/2018, Vol. 54 Issue 2, p103 

    This Letter proposes a cooperation policy between a macrocell and a hybrid access femtocell in an underlay heterogeneous network to improve the achievable data rate of an indoor macrocell user (MU) through time sharing access of the femtocell service together with mitigating cross-tier...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics