Reducing Reconfiguration Overheads in Heterogeneous Multicore RSoCs with Predictive Configuration Management

Chevobbe, Stéphane; Guyetant, Stéphane
January 2009
International Journal of Reconfigurable Computing;2009, p1
Academic Journal
A predictive dynamic reconfiguration management service is described here, targeting a new generation of multicore SoC that embed multiple heterogeneous reconfigurable cores. The main goal of the service is to hide the reconfiguration overheads, thus permitting more dynamicity for reconfiguring. We describe the implementation of the reconfiguration service managing three heterogeneous cores; functional results are presented on generated multithreaded applications.


Related Articles

  • A Taxonomy of Reconfigurable Single-/Multiprocessor Systems-on-Chip. Göhringer, Diana; Perschke, Thomas; Hübner, Michael; Becker, Jürgen // International Journal of Reconfigurable Computing;2009, p1 

    Runtime adaptivity of hardware in processor architectures is a novel trend, which is under investigation in a variety of research labs all over the world. The runtime exchange of modules, implemented on a reconfigurable hardware, affects the instruction flow (e.g., in reconfigurable instruction...

  • A Design Technique for Adapting Number and Boundaries of Reconfigurable Modules at Runtime. Pionteck, Thilo; Koch, Roman; Albrecht, Carsten; Maehle, Erik // International Journal of Reconfigurable Computing;2009, p1 

    Runtime reconfigurable system-on-chip designs for FPGAs pose manifold demands on the underlying system architecture and design tool capabilities. The system architecture has to support varying communication needs of a changing number of processing units mapped onto diverse locations. Design...

  • High level modeling of Dynamic Reconfigurable FPGAs. Quadri, Imran Rafiq; Meftali, Samy; Dekeyser, Jean-Luc // International Journal of Reconfigurable Computing;2009, p1 

    As System-on-Chip (SoC) based embedded systems have become a defacto industry standard, their overall design complexity has increased exponentially in recent years, necessitating the introduction of new seamless methodologies and tools to handle the SoC codesign aspects. This paper presents a...

  • A System on a Programmable Chip Architecture for Data-Dependent Superimposed Training Channel Estimation. del Campo, Fernando Martín; Cumplido, René; Perez-Andrade, Roberto; Orozco-Lugo, A. G. // International Journal of Reconfigurable Computing;2009, p1 

    Channel estimation in wireless communication systems is usually accomplished by inserting, along with the information, a series of known symbols, whose analysis is used to define the parameters of the filters that remove the distortion of the data. Nevertheless, a part of the available bandwidth...

  • Performance Evaluation of Inter-Processor Communication for an Embedded Heterogeneous Multi-Core Processor. Shiao-Li Tsao; Sung-Yuan Lee // Journal of Information Science & Engineering;May2012, Vol. 28 Issue 3, p537 

    Embedded systems often use a heterogeneous multi-core processor to improve performance and energy efficiency. This multi-core processor is composed of a general purpose processor (GPP), which manages the program flow and I/O, and a digital signal processor (DSP), which processes mass data. An...

  • Dynamic Reconfigurable Computing: The Alternative to Homogeneous Multicores under Massive Defect Rates. Pereira, MonicaMagalhães; Carro, Luigi // International Journal of Reconfigurable Computing;2011, p1 

    The aggressive scaling of CMOS technology has increased the density and allowed the integration of multiple processors into a single chip. Although solutions based on MPSoC architectures can increase application's speed through TLP exploitation, this speedup is still limited to the amount of...

  • The Cilk++ concurrency platform. Leiserson, Charles E. // Journal of Supercomputing;Mar2010, Vol. 51 Issue 3, p244 

    The availability of multicore processors across a wide range of computing platforms has created a strong demand for software frameworks that can harness these resources. This paper overviews the Cilk++ programming environment, which incorporates a compiler, a runtime system, and a race-detection...

  • A Message-Passing Hardware/Software Cosimulation Environment for Reconfigurable Computing Systems. Saldaña, Manuel; Ramalho, Emanuel; Chow, Paul // International Journal of Reconfigurable Computing;2009, p1 

    High-performance reconfigurable computers (HPRCs) provide a mix of standard processors and FPGAs to collectively accelerate applications. This introduces new design challenges, such as the need for portable programming models across HPRCs and system-level verification tools. To address the need...

  • A little knowledge. WILSON, ANDREW // Vision Systems Design;Feb2010, Vol. 15 Issue 2, p36 

    The author discusses the need for vendors to reduce software development by incorporating more sophisticated image-analysis functions in their machine vision products. He cites that system integrators can bring added value to their customers by creating vision systems that are able to perform...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics