TITLE

Computational Geometric Series Model with Key Applications in Informatics

AUTHOR(S)
Annamalai, C.; Sasikala, P.
PUB. DATE
October 2009
SOURCE
International Journal of Computational Intelligence Research;2009, Vol. 5 Issue 4, p485
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
The current paper presents an innovative Digital Computing Model using Geometric Series and its Formulae (GSF). The generic computing model and GSF are mostly used in various scientific research fields such as information & communication technology, digital signal processing, engineering, medicine, bioinformatics, etc. particularly in computing model that performs infinitely many computational steps in finite time. In the research study, a generalized theorem, which is named as a generic digital computing-geometric series model, has been introduced and analyzed with key applications. The generalized theorem has been derived from the basic equation x = y, where x or y denotes a power of two. The digital computing-geometric series model will be very useful for researchers working on science and engineering fields for finding solutions to the real world complex problems.
ACCESSION #
47114433

 

Related Articles

  • SPICE Simulation Provides Advantages for DSP-Based SMPS. Meares, Lawrence // Power Electronics Technology;Mar2009, Vol. 35 Issue 3, p20 

    The article discusses the Simulation Program With Integrated Circuit Emphasis (SPICE) z-transform control system technique for digital signal processing (DSP)-based switched-mode power supplies (SMPS). It explains the basic operations of z-transform technique including the bilinear transform,...

  • SIGNAL INTEGRITY: Shaping edges. JOHNSON, HOWARD // EDN Europe;Jan2010, Vol. 57 Issue 1, p20 

    The article presents information about the signal edge shaping process in high-speed digital simulations. Edge shaping can be defined as a linear filtering operation for transition of time-domain signals. Generally, simulators use a frequency-response characteristic of the equivalent lowpass...

  • Digital simulation of two level inverter based on space vector pulse width modulation. Pal, Snehasish; Dalapati, Suvarun // Indian Journal of Science & Technology;Apr2012, Vol. 5 Issue 4, p2557 

    Space Vector Pulse Width Modulation (SVPWM), one of the advanced computation based PWM techniques, has many advantages over conventional carrier-based PWM methodologies. Recently, with the easy availability of Microcontrollers and Digital Signal Processors, this technique is being widely used in...

  • New Adder-Based RNS-to-Binary Converters for the {2n+1 + 1,2n+1 - 1,2n} Moduli Set. Gbolagade, Kazeem Alagbe // ISRN Signal Processing;2011, Special section p1 

    We investigate Residue Number System (RNS) to binary conversion, which is an important issue concerning the utilization of RNS numbers in Digital Signal Processing (DSP) applications. We propose two new reverse converters for the moduli set {2n+1 + 1,2n+1 - 1,2n}. First, we simplify the Chinese...

  • Performance Analysis of Floating Point MAC Unit. Mehta, Sonali; Singh, Balwinder; Kumar, Dilip // International Journal of Computer Applications;Sep2013, Vol. 78, p38 

    In order to meet the requirements in real time DSP applications MAC unit is required. The speed of the MAC unit determines the overall performance of the system. MAC unit basically consists of Multiplier, adder and an accumulator unit. In most of the cases floating point adder/subtractor and a...

  • Comparative Survey of Various Low Power Clock Gating Techniques for ALU Design. Raja, L.; Thanushkodi, K. // Australian Journal of Basic & Applied Sciences;Jul2014, Vol. 8 Issue 10, p231 

    Background: At present scenario, the frequent and the most fundamental component in low power processor design is Arithmetic and Logic Unit (ALU). Further Power utilization due to clock gated ALU can be noteworthy in high performance systems. In general functionality of the ALU's is a mixture of...

  • Efficient Reverse Converters for 4-Moduli Sets {2 $$^{2n-1}-1$$ , 2 $$^{n}$$ , 2 $$^{n}+1$$ , 2 $$^{n}-1$$ } and {2 $$^{2n-1}$$ , 2 $$^{2n-1}-1$$ , 2 $$^{n}+1$$ , 2 $$^{n}-1$$ } Based on CRTs Algorithm. Noorimehr, Mohammad; Hosseinzadeh, Mehdi; Navi, Keivan // Circuits, Systems & Signal Processing;Oct2014, Vol. 33 Issue 10, p3145 

    Speed and complexity of a reverse converter are two important factors that affect the performance of a residue number system. In this paper, two efficient reverse converters are proposed for the 4-moduli sets {2 $$^{2n-1}-1$$ , 2 $$^{n}$$ , 2 $$^{n}+1$$ , 2 $$^{n}-1$$ } and {2 $$^{2n-1}$$ , 2...

  • Ultrasonic digital signal processing simulation in viscoelastic medium with generalized parametric function. Farouk, R.; Ali, M. // Telecommunication Systems;Mar2013, Vol. 52 Issue 3, p1449 

    This paper describes a simulation of signal pathway in an ultrasonic A-scan. It includes transient diffraction acoustic field, transducer response, absorption and dispersion in viscoelastic medium with arbitrary distribution function. The approach selected here aims at developing digital...

  • Low Power Floating Point Computation Sharing Multiplier for Signal Processing Applications. Sivanantham, S.; Naidu, K. Jagannadha; Balamurugan, S.; Phaneendra, D. Bhuvana // International Journal of Engineering & Technology (0975-4024);Apr/May2013, Vol. 5 Issue 2, p979 

    Design of low power, higher performance digital signal processing elements are the major requirements in ultra deep sub-micron technology. This paper presents an IEEE-754 standard compatible single precision Floating-point Computation SHaring Multiplier (FCSHM) scheme suitable for low-power and...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics