Formation of silicon on insulator using separation by implantation of oxygen with water plasma

Chen, Jing; Wang, Xi; Chen, Meng; Zheng, Zhihong; Yu, Yuehui
January 2001
Applied Physics Letters;1/1/2001, Vol. 78 Issue 1, p73
Academic Journal
Separation by plasma implantation of oxygen (SPIMOX) was developed to fabricate silicon-on-insulator (SOI) wafers based on separation by implantation of oxygen technology, however, it suffers from the coexistence of O[sup +] and O[sub 2][sup +] ions in the oxygen plasma, which gives rise to nonuniformity of the formed buried oxide layer. In the present work, water plasma was used as a source of oxygen (H[sub 2]O[sup +], HO[sup +], and O[sup +]) for achieving small spread in the oxygen implant depth profile. The feasibility of SPIMOX with water plasma to form SOI wafers was explored at an ion implanter without mass separator. Cross-sectional transmission electron microscopy revealed that a uniform buried oxide layer was formed under a single crystal silicon overlayer with the present process. The interfaces between the silicon overlayer, buried oxide layer, and bulk silicon were smooth and sharp. An implant dose window has been identified for producing a desirable SOI structure. © 2001 American Institute of Physics.


Related Articles

  • Denuded zone formation in carbon-implanted silicon and its application to device quality.... Tong, Q.-Y.; You, H.-M.; Cha, G.; Gosele, U. // Applied Physics Letters;3/1/1993, Vol. 62 Issue 9, p970 

    Examines the formation of denuded zone in carbon-implanted silicon. Application of denuded zone to device quality silicon-on-insulator (SOI) preparation; Use of buried oxide in the SOI wafers; Diameter and layer thickness of the SOI wafers.

  • Wafer costs slow SOI push. Kallender, Paul // South Carolina Business Journal;Nov2001, Vol. 20 Issue 10, p41 

    Reports the hindrances to the adoption of silicon-on-insulator (SIO) technology at companies. Defect problems in the separation by implanted oxygen wafers; Rate of semiconductor wafers; Incompatibility of the performance design of hardware logic to the network processor.

  • SOI wafers based on epitaxial technology. Sakaguchi, Kiyofumi; Yonehara, Takao // Solid State Technology;Jun2000, Vol. 43 Issue 6, p88 

    Focuses on the technology epitaxial silicon-on-insulator (SOI) wafer process known as Epitaxial Layer TRANsfer (ELTRAN). Process involved in the fabrication of epitaxial SOI wafers; Characteristics of the epitaxial SOI wafer over other SOI wafers; Cost reduction features of the technology;...

  • Engineered substrates require strain metrology. Kennard, Mark; Tiberj, Antoine; Cayrefourcq, Ian; Celler, George; Mazuré, Carlos // Solid State Technology;Nov2004, Vol. 47 Issue 11, p53 

    Discusses the production of strained silicon-on-insulator (sSOI) wafers. Usability of layer transfer technique in obtaining tensile sSOI wafers; Approach in forming relaxed SiGe-layer-on-insulator; Significance of SiGe films in the production of the wafers.

  • SOI Wafers Escape Niche. Dorsch, Jeff // Electronic News;10/12/98, Vol. 44 Issue 2240, p6 

    Reports on improvements in the silicon-on-insulator (SOI) wafer market in the United States. IBM's unveiling of plans to use SOI technology to achieve chips operating at 1GHz; Silicon Genesis' acquisition of Waban Technology Inc. to develop ion implant equipment for doping semiconductor wafers...

  • At long last, SOI wafer market on the move. Ogawa, Takashi // Solid State Technology;Feb2001, Vol. 44 Issue 2, p62 

    Presents information on the silicon-on-insulator (SOI) semiconductor wafer. Projections of Gartner Dataquest company on the market growth of SOI technology; Applications of SOI; Factors which affect the growth of SOI technology. INSET: Further evolution of SOI wafer technology.

  • Biased-voltage controlled thinning for bonded silicon-on-insulator wafers. Qing-An Huang; Jun-Ning Chen // Applied Physics Letters;5/29/1995, Vol. 66 Issue 22, p2990 

    Evaluates a method in preparing bonded and etch-back silicon-on-insulator wafers. Disposition to inversion during thinning procedures; Use of depletion layer in anodic etching; Production of a micron/submicron-thick active silicon layer.

  • Influence of prebonding cleaning on the electrical properties of the buried oxide of bond-and-etchback silicon-on-insulator materials. Ericsson, Per; Bengtsson, Stefan; Södervall, Ulf // Journal of Applied Physics;9/1/1995, Vol. 78 Issue 5, p3472 

    Presents a study that manufactured three different groups of metal-oxide-semiconductor devices of bond-and-etchback silicon-on-insulator wafers where the buried oxide functioned as the gate dielectric. Difference of the groups; Methods used to clean the surfaces; Location of the bonded interface.

  • Electrical Conductivity of Silicon-on-Insulator Structures Prepared by Bonding Silicon Wafers to a Substrate Using Hydrogen Implantation. Antonova, I. V.; Stas�, V. F.; Popov, V. P.; Obodnikov, V. I.; Gutakovskii, A. K. // Semiconductors;Sep2000, Vol. 34 Issue 9, p1054 

    Silicon-on-insulator structures were prepared by exfoliating a thin layer from a silicon wafer owing to hydrogen implantation, transferring this layer to another substrate, and bonding to it. The influence of hydrogen and the doping level in the original wafers on the free-carrier concentration...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics