TITLE

Bidirectional magnetic nanowire shift register

AUTHOR(S)
O’Brien, L.; Read, D. E.; Zeng, H. T.; Lewis, E. R.; Petit, D.; Cowburn, R. P.
PUB. DATE
December 2009
SOURCE
Applied Physics Letters;12/7/2009, Vol. 95 Issue 23, p232502
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
We experimentally demonstrate a shift register based on an open-ended chain of ferromagnetic NOT gates which can support bidirectional data flow. Up to eight data bits are electrically input to the device, stored for extended periods without power, and then output either in a first in first out or last in first out scheme. Comparing to traditional transistor-based logic, this bidirectionality offers a range of devices that are reversible and not limited to only one mode of operation.
ACCESSION #
46708414

 

Related Articles

  • Writing and erasing data in magnetic domain wall logic systems. Allwood, D. A.; Xiong, Gang; Cowburn, R. P. // Journal of Applied Physics;12/15/2006, Vol. 100 Issue 12, p123908 

    We have developed magnetic elements for field-writable data input to magnetic domain wall logic circuits. The data input elements allow domain walls to be selectively nucleated while maintaining operation of other types of logic element. Here we show for two data input element designs how their...

  • Magnetic domain wall serial-in parallel-out shift register. Allwood, D. A.; Xiong, Gang; Cowburn, R. P. // Applied Physics Letters;9/4/2006, Vol. 89 Issue 10, p102504 

    We demonstrate a three-terminal magnetic nanowire logic junction that combines logical NOT and signal fan-out operations. The behavior and performance of the three-terminal device are similar to those of previous two-terminal NOT gates. However, the third terminal provides an additional,...

  • Counter Resets LRS Generator. Schell, Robert // Electronic Design;9/30/2002, Vol. 50 Issue 20, p93 

    Presents the design of a counter which resets the linear-recursive-sequence (LRS) generator which produces binary sequences using a shift register and feedback through an exclusive-OR gate. Need to detect the all-zero case and inject a logic '1' to produce the LRS; Detection of the all-zero...

  • Vertical shift register using dipolar interaction in magnetic multilayers. Shin-Liang Chin; Fernández-Pacheco, Amalio; Petit, Dorothée C. M. C.; Cowburn, Russell P. // Journal of Applied Physics;2015, Vol. 118 Issue 23, p233905-1 

    A vertical shift register consisting of multi-layered ferromagnetic bars with in-plane magnetization is investigated numerically using macrospin simulations. These layers are anti-ferromagnetically coupled via dipolar interactions and their in-plane aspect ratio determines their anisotropy. A...

  • LFSR counters implement binary polynomial generators. Balph, Tom // EDN;05/21/98, Vol. 43 Issue 11, p155 

    Reports that linear-feedback shift registers (LFSRs) counters make ideal pseudorandom-number generators once they have a reset function to prevent lockup. Benefits of using LFSR; Identification of guidelines for implementing LFSR-based counters; Details on completing the counter design.

  • Network Intrusion Detection Based on Shift-OR Circuit. HUANG-CHUN ROAN; WEN-JYI HWANG; WEI-JHIH HUANG; CHIA-TIEN DAN LO // Journal of Information Science & Engineering;Jul2008, Vol. 24 Issue 4, p1229 

    This paper introduces a novel PPGA-based signature match co-processor that can serve as the core of a hardware-based network intrusion detection system (NIDS) The key feature of the signature match co-processor is an architecture based on the shift-or algorithm, which employs simple shift...

  • Shift registers and resistors deliver multiphase sine waves. Steinbaugh, Gary // EDN Europe;May2006, Vol. 51 Issue 5, p72 

    The article reports on how shift registers and resistors deliver multiphase sine waves. Sine waves with fixed phase relationships find application in communications equipment, instrumentation, and power sources. Although one can use any of several traditional analog techniques to generate basic...

  • Simple digital-serial NRZ data recovery algorithm for FPGA. Thoné, Jef; Puers, Bob // Electronics Weekly;7/8/2009, Issue 2391, p14 

    The article describes a data/clock-recovery algorithm for an NRZ (non-return-to-zero), 1.5Mbit/s data stream in a Xilinx Spartan XC3S200 field programmable gate arrays (FPGA). A 3-bit, free-running counter has been used by the algorithm to generate the output clock, an 8-bit shift register to...

  • Shift registers based on magnetic domain wall ratchets with perpendicular anisotropy. Franken, J. H.; Swagten, H. J. M.; Koopmans, B. // Nature Nanotechnology;Aug2012, Vol. 7 Issue 8, p499 

    The movement of magnetic domain walls can be used to build a device known as a shift register, which has applications in memory and logic circuits. However, the application of magnetic domain wall shift registers has been hindered by geometrical restrictions, by randomness in domain wall...

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics