A stretchable temperature sensor based on elastically buckled thin film devices on elastomeric substrates

Cunjiang Yu; Ziyu Wang; Hongyu Yu; Hanqing Jiang
October 2009
Applied Physics Letters;10/5/2009, Vol. 95 Issue 14, p141912
Academic Journal
Stretchable electronics and sensors have been attracting significant attention due to their unique characteristics and wide applications. This letter presents a prototype of a fully stretchable temperature sensor on an elastomeric substrate. The sensor was fabricated on a silicon-on-insulator wafer and then transferred to a prestrained elastomeric polydimethylsiloxane substrate. Releasing the prestrain on the substrates led to the formation of the microscale, periodic, wavy geometries of the sensor. The thin wavy sensor device can be reversibly bent and stretched up to 30% strain without any damage or performance degradation. A theoretical analysis was also developed to estimate the wavy profile.


Related Articles

  • Compliant Substrates for Heteroepitaxial Semiconductor Devices: Theory, Experiment, and Current Directions. AYERS, J. E. // Journal of Electronic Materials;Oct2008, Vol. 37 Issue 10, p1511 

    This review paper presents important findings relative to the use of compliant substrates for mismatched heteroepitaxial devices, including the theoretical background, experimental results, and the directions for current efforts. Theories for relative compliance and absolute compliance are...

  • Local strain distributions in silicon-on-insulator/stressor-film composites. Kalenci, Özgür; Murray, Conal E.; Noyan, I. C. // Journal of Applied Physics;Sep2008, Vol. 104 Issue 6, p063503 

    We have used scanning microdiffraction topography to determine the mismatch strains and local strain distributions in silicon-on-insulator substrates with overlying thin film stressor features. Analysis of the data using the edge-force model and the Ewald–von Laue dynamical diffraction...

  • Subnanomolar fluorescent-molecule sensing by guided resonances on nanoimprinted silicon-on-insulator substrates. Bongseok Choi; Masanobu Iwanaga; Tetsuyuki Ochiai; Hideki T. Miyazaki; Yoshimasa Sugimoto; Kazuaki Sakoda // Applied Physics Letters;11/17/2014, Vol. 105 Issue 20, p1 

    We have produced nanoimprinted silicon-on-insulator (SOI) substrates with high precision and applied them for fluorescence (FL) enhancement of typical dye molecules of Rhodamine series. We experimentally found that the FL signals on the nanoimprinted SOI substrates are enhanced by more than 200...

  • A revised reverse gated-diode technique for determining generation parameters in thin-film silicon-on-insulator devices and its application at high temperatures. Rudenko, T.; Kilchytska, V.; Dessard, V.; Flandre, D. // Journal of Applied Physics;5/1/2005, Vol. 97 Issue 9, p093718 

    In this paper the reverse gated-diode technique is examined for determining the carrier generation lifetime and surface generation velocities in thin-film silicon-on-insulator (SOI) devices. Using the modeling of the gate-controlled volume and surface generation components, SOI-specific aspects...

  • Denuded zone formation in carbon-implanted silicon and its application to device quality.... Tong, Q.-Y.; You, H.-M.; Cha, G.; Gosele, U. // Applied Physics Letters;3/1/1993, Vol. 62 Issue 9, p970 

    Examines the formation of denuded zone in carbon-implanted silicon. Application of denuded zone to device quality silicon-on-insulator (SOI) preparation; Use of buried oxide in the SOI wafers; Diameter and layer thickness of the SOI wafers.

  • Wafer costs slow SOI push. Kallender, Paul // South Carolina Business Journal;Nov2001, Vol. 20 Issue 10, p41 

    Reports the hindrances to the adoption of silicon-on-insulator (SIO) technology at companies. Defect problems in the separation by implanted oxygen wafers; Rate of semiconductor wafers; Incompatibility of the performance design of hardware logic to the network processor.

  • SOI wafers based on epitaxial technology. Sakaguchi, Kiyofumi; Yonehara, Takao // Solid State Technology;Jun2000, Vol. 43 Issue 6, p88 

    Focuses on the technology epitaxial silicon-on-insulator (SOI) wafer process known as Epitaxial Layer TRANsfer (ELTRAN). Process involved in the fabrication of epitaxial SOI wafers; Characteristics of the epitaxial SOI wafer over other SOI wafers; Cost reduction features of the technology;...

  • Plasma hydrogenation of strained Si/SiGe/Si heterostructure for layer transfer without ion implantation. Lin Shao; Yuan Lin; Lee, J. K.; Jia, Q. X.; Yongqiang Wang; Nastasi, M.; Thompson, Phillip E.; Theodore, N. David; Chu, Paul K.; Alford, T. L.; Mayer, J. W.; Peng Chen; Lau, S. S. // Applied Physics Letters;8/29/2005, Vol. 87 Issue 9, p091902 

    We have developed an innovative approach without the use of ion implantation to transfer a high-quality thin Si layer for the fabrication of silicon-on-insulator wafers. The technique uses a buried strained SiGe layer, a few nanometers in thickness, to provide H trapping centers. In conjunction...

  • High-throughput characterization of stresses in thin film materials libraries using Si cantilever array wafers and digital holographic microscopy. Lai, Y. W.; Hamann, S.; Ehmann, M.; Ludwig, A. // Review of Scientific Instruments;Jun2011, Vol. 82 Issue 6, p063903 

    We report the development of an advanced high-throughput stress characterization method for thin film materials libraries sputter-deposited on micro-machined cantilever arrays consisting of around 1500 cantilevers on 4-inch silicon-on-insulator wafers. A low-cost custom-designed digital...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics