TITLE

Electrical measurements on p[sup +]-p[sup -]-p[sup +] homoepitaxial diamond capacitors

AUTHOR(S)
Inushima, Takashi; Matsushita, Takahiro; Mamin, Rinat F.; Ohya, Seishirou; Shiomi, Hiromu
PUB. DATE
August 2000
SOURCE
Applied Physics Letters;8/21/2000, Vol. 77 Issue 8
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
Conductance versus voltage and capacitance versus voltage (C-V) characteristics are investigated for p[sup +]-p[sup -]-p[sup +] capacitors over a temperature range of 40-300 K, where the p[sup +] layer is heavily doped homoepitaxial diamond and has impurity-band conduction and the p[sup -] layer is slightly doped with valence-band conduction. Above 200 K, the capacitors behave like a semiconductor-insulator-semiconductor diode with interface barrier height of about 0.07 eV. The C-V curve agrees closely with the standard theory of semiconductor-insulator-semiconductor structure and shows formation of the deletion layer at the p[sup +] layer on the interface. The Cole-Cole plot of conductance versus susceptance reveals that there is a virtual trap level in the p[sup -] layer which is located about 0.06 eV above the valence band. © 2000 American Institute of Physics.
ACCESSION #
4414489

 

Related Articles

  • A temperature-independent capacitance in semiconductor-insulator-semiconductor capacitors. Hickmott, T. W.; Solomon, P. M. // Journal of Applied Physics;5/15/1990, Vol. 67 Issue 10, p6548 

    Presents a study which investigated temperature-independent capacitance in semiconductor-insulator-semiconductor (SIS) capacitors. Details of experimental techniques used; Inputs needed in the calculation of theoretical capacitance-voltage curves for SIS capacitors; Methods for determining the...

  • Polarity dependence of defect generation in ultrathin SiO[sub 2]/ZrO[sub 2] gate dielectric stacks. Houssa, M.; Afanas’ev, V. V.; Stesmans, A.; Heyns, M. M. // Applied Physics Letters;11/5/2001, Vol. 79 Issue 19, p3134 

    The generation of defects during the injection of charge carriers in metal–oxide–semiconductor capacitors with ultrathin SiON/ZrO[sub 2] gate stacks is investigated. A polarity dependence for the defect generation is revealed. It is shown that this polarity effect is inconsistent...

  • Photocapacitance relaxation in amorphous As[sub 2]Se[sub 3] films. Vasiliev, I. A.; Shutov, S. D. // Semiconductors;Jul99, Vol. 33 Issue 7, p792 

    Studies of the photocapacitance of a-As[sub 2]Se[sub 3] films reveal that its relaxation has a fast and a slow component, leading to two distinct spectra for the density and absorption cross section of deep levels, with different thresholds and magnitudes. The authors associate the fast...

  • Characterization of metal-oxide-semiconductor capacitors, fabricated on (111) beta-SiC.... Chen, H-S.; Parsons, J.D. // Applied Physics Letters;11/14/1994, Vol. 65 Issue 20, p2576 

    Characterizes metal-oxide-semiconductor (MOS) capacitors fabricated on (111) beta-silicon carbide (SiC) epilayers. Growth of beta-SiC on (111) titanium carbide by disylethane pyrolysis; Electrical properties of MOS capacitor; Feasibility of inversion mode MOS field effect transistors in...

  • Improvement of charge trapping by hydrogen post-oxidation annealing in gate oxide of 4H-SiC metal-oxide-semiconductor capacitors. Cho, Won-ju; Won-ju Cho; Kosugi, Ryoji; Fukuda, Kenji; Arai, Kazuo; Suzuki, Seiji // Applied Physics Letters;8/21/2000, Vol. 77 Issue 8 

    The effect of hydrogen postoxidation annealing (POA) on the reliability of gate oxide formed in 4H-SiC metal-oxide-semiconductor (MOS) capacitors has been investigated. Argon POA at 1200 °C and hydrogen POA were carried out over a temperature range of 400-1000 °C to improve the properties...

  • Slow current transients in metal-oxide-semiconductor capacitors. Ze-Qiang Yao; Dimitrijev, Sima // Applied Physics Letters;5/8/1995, Vol. 66 Issue 19, p2510 

    Examines glitches of positive current at negative voltages during current-voltage measurements of metal-oxide-semiconductor (MOS) capacitors. Measurement of quasistatic capacitance-voltage characteristics; Current-voltage characteristics of MOS capacitors; Effects of dielectric stressing on...

  • Pulsed method for measuring the capacitance of semiconductor structures using a ballast capacitor. Monakhov, V. V.; Utkin, A. B. // Technical Physics;Mar99, Vol. 44 Issue 3, p342 

    An easily implemented method for measuring the capacitance of semiconductor structures using small-amplitude current pulses is described. It is shown that the accuracy of the method described can be improved significantly when a ballast capacitor is employed and, in addition, a calibration...

  • Electrical characteristics of plasma oxidized Si[sub 1-x-y]Ge[sub x]C[sub y] metal–oxide–semiconductor capacitors. Ray, S. K.; Bera, L. K.; Maiti, C. K.; John, S.; Banerjee, S. K. // Applied Physics Letters;3/9/1998, Vol. 72 Issue 10 

    Microwave plasma oxidation (below 200 °C) of partially strain-compensated Si[sub 1-x-y]Ge[sub x]C[sub y] (Ge:C=20:1 and 40:1) with and without a Si cap layer is reported. The electrical properties of grown oxides have been characterized using a metal–oxide–semiconductor...

  • Memory effects of silicon-implanted oxides for electrically erasable programmable read-only.... Ming-yin Hao; Hyunsang Hwang; Lee, Jack C. // Applied Physics Letters;3/29/1993, Vol. 62 Issue 13, p1530 

    Examines the memory effects of Si-implanted oxides for electrically erasable programmable read-only memory applications (EEPROM). Effect of voltage pulse on capacitance voltage curve; Writing/erasing operations of EEPROM; Retention characteristics of EEPROM.

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics