TITLE

Nanosecond switching in GeTe phase change memory cells

AUTHOR(S)
Bruns, G.; Merkelbach, P.; Schlockermann, C.; Salinga, M.; Wuttig, M.; Happ, T. D.; Philipp, J. B.; Kund, M.
PUB. DATE
July 2009
SOURCE
Applied Physics Letters;7/27/2009, Vol. 95 Issue 4, p043108
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
The electrical switching behavior of GeTe-based phase change memory devices is characterized by time resolved experiments. SET pulses with a duration of less than 16 ns are shown to crystallize the material. Depending on the resistance of the RESET state, the minimum SET pulse duration can even be reduced down to 1 ns. This finding is attributed to the increasing impact of crystal growth upon decreasing switchable volume. Using GeTe or materials with similar crystal growth velocities, hence promises nonvolatile phase change memories with dynamic random access memorylike switching speeds.
ACCESSION #
43494223

 

Related Articles

  • Fabrication, dielectric and ferroelectric properties of BaSrTiO film with preferred orientation. Meng Wang; Jianjun Li; Qiang Lei; Jun Yu; Wenli Zhou // Journal of Materials Science: Materials in Electronics;Aug2011, Vol. 22 Issue 8, p1033 

    BaSrTiO films were fabricated by RF magnetron sputtering method. The X-ray diffraction (XRD) showed that the preferred orientation of films growing on platinum Si substrates can be tailored by sputtering pressure. The processing parameters such as sputtering pressure and substrate temperature...

  • Band bending effect induced by gate voltage on the charge loss behavior of charge trap flash memory devices. Chang, M.; Hwang, H.; Jeon, S. // Applied Physics Letters;2/1/2010, Vol. 96 Issue 5, p052106 

    We found that the polarity of the gate voltage (Vg) during the retention characteristics for a SiO2/Si3N4/Al2O3 (ONA) stack can affect the charge loss direction, due to band bending. Positive Vg could induce electron de-trapping through Al2O3, while a negative Vg could induce the same through...

  • Infineon expands memory R&D.  // Electronics Weekly;2/11/2004, Issue 2133, p3 

    Infineon Technologies AG is to add another 120 jobs at its memory development center in Dresden, Germany particularly for DRAM and flash products. A new building costing ∈120m, containing a development clean-room, will be built over the next two years. Construction is scheduled to start in...

  • Random Telegraph Noise modulation by switching bias in Floating Gate memory devices. Fantini, Paolo; Calderoni, Alessandro; Marinoni, Andrea // AIP Conference Proceedings;2007, Vol. 922 Issue 1, p119 

    Aim of the present work is to investigate the Random telegraph Signal (RTS) in a Floating Gate based memory cell (Flash memory) when the device is rapidly and periodically turned “on” and “off”. In particular, the low-frequency noise dependence as a function of frequency...

  • Low write-current magnetic random access memory cell with anisotropy-varied free layers. Fukami, S.; Honjo, H.; Suzuki, T.; Ishiwata, N. // Journal of Applied Physics;Dec2008, Vol. 104 Issue 11, p113901 

    We propose a magnetic random access memory (MRAM) cell that utilizes field-induced switching and is applicable to high-speed memories. The MRAM cell, called the shape-varying MRAM cell, has three free layers, each having different shapes and functions, and achieves low write-current switching...

  • Untitled.  // Electronics Weekly;3/7/2012, Issue 2498, p32 

    A blog related to the dynamic random access memory (DRAM) industry, is presented.

  • In-depth: DRAM and silicon packaging.  // Electronics Weekly;8/26/2009, Issue 2395, p19 

    The article discusses the dynamic random access memory (DRAM) technology for SOC designers posted on this journal's website.

  • DRAM stats spell eclipse of the PC.  // Electronics Weekly;9/26/2012, Issue 2521, p6 

    The article presents information related to changing usage of Dynamic Random-Access Memory (DRAM), whose use in personal computer is expected to decrease by 46% in the second half of 2012.

  • ERROR ANALYSIS AND RETENTION-AWARE ERROR MANAGEMENT FOR NAND FLASH MEMORY. Yu Cai; Yalcin, Gulay; Mutlu, Onur; Haratsch, Erich F.; Crista, Adrian; Unsal, Osman S.; Ken Mai // Intel Technology Journal;2013, Vol. 17 Issue 1, p140 

    With continued scaling of NAND flash memory process technology and multiple bits programmed per cell, NAND flash reliability and endurance are degrading. In our research, we experimentally measure, characterize, analyze, and model error patterns in nanoscale flash memories. Based on the...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics