TITLE

Characterization of a GaAs/AlGaAs modulation-doped dynamic random access memory cell

AUTHOR(S)
Kleine, J.S.; Cooper Jr., J.A.
PUB. DATE
August 1992
SOURCE
Applied Physics Letters;8/17/1992, Vol. 61 Issue 7, p834
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
Explores the electrical properties of a gallium arsenide/aluminum gallium arsenide dynamic random access memory cell. Description of the storage capacitor and the access transistor of the cell; Exhibition of experimental waveforms; Presence of the inversion charge at the interface.
ACCESSION #
4258201

 

Related Articles

  • Memory device application of wide-channel in-plane gate transistors with type-II GaAsSb-capped InAs quantum dots. Liao, Yu-An; Chao, Yi-Kai; Chang, Shu-Wei; Chang, Wen-Hao; Chyi, Jen-Inn; Lin, Shih-Yen // Applied Physics Letters;9/30/2013, Vol. 103 Issue 14, p143502 

    We demonstrate room-temperature electron charging/discharging phenomena of InAs quantum dots using wide-channel in-plane gate transistors. The device based on type-II GaAsSb-capped InAs quantum dots exhibits both the longer charging and discharging times than those of the type-I counterpart with...

  • Single-electron memories.  // R&D Magazine;Apr97, Vol. 39 Issue 5, p9 

    Reports on the increased storage capacity of computer chips by transistors from the University of Minnesota in Minneapolis.

  • Reducing Leakage Power for SRAM Design Using Sleep Transistor. KHANDELWAL, S.; AKASHE, S.; SHARMA, S. // Acta Physica Polonica, A.;Feb2013, Vol. 123 Issue 2, p185 

    Low power design is the industry buzzword these days in present chip design technologies. Caches occupy around 50% of the total chip area and consume considerable amount of power. This project's focus is to reduce leakage power consumption of an 8 kbit SRAM by employing techniques like power...

  • Ge/Si heteronanocrystal floating gate memory. Li, Bei; Liu, Jianlin; Liu, G. F.; Yarmoff, J. A. // Applied Physics Letters;9/24/2007, Vol. 91 Issue 13, p132107 

    Metal oxide semiconductor field effect transistor memories with Ge/Si heteronanocrystals (HNCs) as floating gate were fabricated and characterized. Ge/Si HNCs with density of 5×1011 cm-2 were grown on n-type Si (100) substrate with thin tunnel oxide on the top. Enhanced device performances...

  • Tunneling magnetoresistance from non-collinear alignment of magnetization in Fe/GaAlAs/GaMnAs magnetic tunnel junctions. Yoo, Taehee; Khym, Sungwon; Lee, Hakjoon; Lee, Sangyeop; Lee, Sanghoon; Liu, Xinyu; Furdyna, Jacek K.; Uk Lee, Dong; Kyu Kim, Eun // Applied Physics Letters;5/27/2013, Vol. 102 Issue 21, p212404 

    Tunneling magnetoresistance (TMR) observed in Fe/GaAlAs/GaMnAs magnetic tunnel junctions depends strongly on relative configuration of magnetizations in the GaMnAs and Fe layers. Using a series of field orientations, we show that non-collinear alignments of magnetization in this structure occur...

  • Pioneering new devices and materials for future ICs. Hoffmann, Thomas // Solid State Technology;May2011, Vol. 54 Issue 5, p21 

    The article looks at the development of technology for integrated circuits (ICs) which will be produced in 2015 and with smallest dimensions of less than 15 nanometers. It notes that the development of transistor architectures and introduction of materials and processing techniques were driven...

  • A Novel Four-Transistor SRAM Cell with Low Dynamic Power Consumption. Mazreah, Arash Azizi; Shalmani, Mohammad T. Manzuri; Barati, Hamid; Barati, Ali // International Journal of Electronics, Circuits & Systems;2008, Vol. 2 Issue 3, p144 

    This paper presents a novel CMOS four-transistor SRAM cell for very high density and low power embedded SRAM applications as well as for stand-alone SRAM applications. This cell retains its data with leakage current and positive feedback without refresh cycle. The new cell size is 20% smaller...

  • IBM Proves Vertical Transistor DRAM at 70nm. Deffree, Suzanne // Electronic News;6/16/2003, Vol. 49 Issue 24, pN.PAG 

    Reports on the claim by IBM Microelectronics that scaling vertical transistor dynamic random access memory (DRAM) cell is possible to 70nm and future generation memory. Information on a paper on DRAM technology presented by IBM at VLSI in Japan in 2003; Capabilities of the chip; Advantage of...

  • Meet Difference Needs with NAND and NOR. Quinnell, Richard A. // EDN;9/15/2005, Vol. 50 Issue 19, p66 

    The article discusses the different application requirement for the Flash memory technology NAND and NOR. The original approach to Flash memory followed the structure of other semiconductor memories, which achieve random access by connecting the memory transistors to the bit lines in parallel....

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics