Dependence of charge trapping and tunneling on the silicon-nitride (Si3N4) thickness for tunnel barrier engineered nonvolatile memory applications

Myung-Ho Jung; Kwan-Su Kim; Goon-Ho Park; Won-Ju Cho
February 2009
Applied Physics Letters;2/2/2009, Vol. 94 Issue 5, pN.PAG
Academic Journal
Charge trapping and tunneling characteristics of silicon-nitride (Si3N4) layer with various thicknesses were investigated for applications of tunnel barrier engineered nonvolatile memory (NVM). A critical thickness of Si3N4 layer for suppressing the charge trapping and enhancing the tunneling sensitivity of tunnel barrier were developed. Also, the charge trap centroid and charge trap density were extracted by constant current stress method. As a result, the optimization of Si3N4 thickness considerably improved the performances of NVM.


Related Articles

  • Reliability of modified tunneling barriers for high performance nonvolatile charge trap flash memory application. Goon-Ho Park; Won-Ju Cho // Applied Physics Letters;1/25/2010, Vol. 96 Issue 4, p043503 

    Charge trap flash memory devices with modified tunneling barriers were fabricated using the tunneling barrier engineering technique. Variable oxide thickness (VARIOT) barrier and CRESTED barrier consisting of thin SiO2 and Si3N4 dielectric layers were used as engineered tunneling barriers....

  • Hole trapping due to anode hole injection in thin tunnel gate oxides in memory devices... Samantha, Piyas // Applied Physics Letters;11/8/1999, Vol. 75 Issue 19, p2966 

    Studies hole trapping characteristics in thin thermally grown silicon dioxide in flash memory device with n-type floating polycrystalline silicon gate under the Fowler-Nordheim constant current and voltage stress. Evidence that constant voltage stress degrades the gate oxide quality faster than...

  • Charge-trapping device structure of SiO2/SiN/high-k dielectric Al2O3 for high-density flash memory. Chang-Hyun Lee; Sung-Hoi Hur; You-Cheol Shin; Jeong-Hyuk Choi; Dong-Gun Park; Kinam Kim // Applied Physics Letters;4/11/2005, Vol. 86 Issue 15, p152908 

    We present a device structure of SiO2/SiN/Al2O3 (SANOS). The use of a high-k dielectric material, specially Al2O3, in the blocking oxide concentrates the electric fields across the tunnel oxide and SiN, and releases it across the blocking oxide under program and erase mode. This effect leads to...

  • Single-electron memory using carrier traps in a silicon nitride layer. Sunamura, H.; Sakamoto, T.; Nakamura, Y.; Kawaura, H.; Tsai, J.S.; Baba, T. // Applied Physics Letters;6/6/1999, Vol. 74 Issue 23, p3555 

    Proposes a single-electron memory that utilizes carrier traps in a silicon nitride layer. Insulating three-layered memory node structure formed on a silicon substrate and a highly sensitive aluminum single-electron transistor that detects the written information; Estimation of carrier retention...

  • Impact of floating dot distribution on memory characteristics of self-aligned dots-on-nanowire memory. Nakajima, Anri; Fujiaki, Tomo; Ezaki, Tatsuya // Journal of Applied Physics;Jun2009, Vol. 105 Issue 11, p114505-1 

    A nanowire memory device with self-aligned Si nanoscale floating dots has been fabricated to overcome the tradeoff between retention time and programming speed. The dependence of memory characteristics on the dot number and distribution have been systematically analyzed experimentally and...

  • Recent Patents in Semiconductor Nanocluster Floating Gate Flash Memory. Dai, Jiyan Y.; Pui-Fai Lee // Recent Patents on Nanotechnology;Jun2007, Vol. 1 Issue 2, p97 

    Nanoclusters (NC) as charge storage nodes have been applied in nonvolatile, high-speed, high-density and low-power memory devices. Compared with conventional floating gate memory, where a layer of poly-Si is used for charge storage, a memory device composed of nanoclusters isolated by...

  • Charge transfer control by gate voltage in crossed nanotube junction. Yoneya, Nobuhide; Tsukagoshi, Kazuhito; Aoyagi, Yoshinobu // Applied Physics Letters;9/16/2002, Vol. 81 Issue 12, p2250 

    We report the control of charge transfer between two crossed multiwalled carbon nanotubes (MWNTs) in a flash-memory-device configuration. An upper MWNT was used as the current channel and a second MWNT was used as the floating node underneath the channel MWNT. In this device, the source-drain...

  • Analytical modeling of stress-induced leakage currents in 5.1-9.6-nm-thick silicon-dioxide films based on two-step inelastic trap-assisted tunneling. Lenski, Markus // Journal of Applied Physics;11/1/2000, Vol. 88 Issue 9, p5238 

    Reports on analytical modeling of stress-induced leakage currents (SILC) in silicon-dioxide films based on two-step inelastic trap-assisted tunneling. Occurrence of SILC during write and erase operations of electrically erasable and programmable read-only memories and FLASH memory devices; Data...

  • Effect of charge transport through silicon nitride on thin gate oxide reliability. Cacciato, A.; Scarpa, A.; Evseev, S.; Diekema, M. // Applied Physics Letters;12/2/2002, Vol. 81 Issue 23, p4464 

    It is shown that photoconduction is triggered in silicon nitride films when they are exposed to plasma. As a consequence of the increased conductivity, they can act as antennas, being able to collect charges from unstable plasmas and inject them into the gate oxide, thus causing charging damage....


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics