TITLE

Configurable Processors--Boon or Bane?

AUTHOR(S)
Donovan, John
PUB. DATE
January 2009
SOURCE
Portable Design;Jan2009, Vol. 15 Issue 1, p32
SOURCE TYPE
Periodical
DOC. TYPE
Article
ABSTRACT
The article provides information on several configurable processors from different companies. It includes Tensilica Inc.'s Xtensa processor architecture, which was designed for use in application specific integrated circuits (ASIC) since it used the good reduced instruction set computing (RISC) features. Meanwhile, ARC International PLC is also in the track which it focused on complete audio and video system cores. Director Richard York of product marketing for microprocessors at ARM also shared the computer architecture of the company.
ACCESSION #
36464898

 

Related Articles

  • EVE Joins ARM Program.  // Electronic News;3/29/2004, Vol. 50 Issue 13, pN.PAG 

    Reports on the decision of Emulation and Verification Engineering to join with ARM, the provider of embedded reduced instruction set computers microprocessors. Details of the partner program of ARM; Benefits from the partnership; Mandatory vehicle to quickly and efficiently verify and debug...

  • Reduced Instruction Set Computer.  // Network Dictionary;2007, p404 

    A definition of the term "reduced instruction set computer (RISC)" is presented. It refers to a type of microprocessor that recognizes a relatively limited number of instructions. RISCs can execute their instructions very fast because the instructions are so simple, RISC microprocessors require...

  • PowerPC.  // Network Dictionary;2007, p382 

    A definition of the term "PowerPC" is presented. It refers to a family of reduced instruction set computer (RISC) -based computer processors developed by IBM, Apple Computer and Motorola Corporation and used in IBM RS/6000 systems and Apple Macintosh computers. It is cited that these chips have...

  • THE SMART CHOICE FOR LOW-POWER EMBEDDED COMPUTING.  // Electronics World;Oct2014, Vol. 120 Issue 1942, p30 

    The article discusses the Smart Mobility Architecture (SMARC) as an effective option for low-energy embedded computing. It explains that SMARC, supported by a number of embedded computing module vendors, provides an open-standard definition for ARM-based embedded computing solutions designed for...

  • Cores lower entry cost for custom SOCs. Cravotta, Robert // EDN;3/16/2006, Vol. 51 Issue 6, p22 

    The article provides information on the Diamond Standard family of processor configurations of Tensilica which is based on the Xtensa architecture. Each core implements the Xtensa instruction-set architecture in a five-stage pipeline, 32-bit architecture. The family consists the 108Mini, a...

  • Reduced-Precision Redundancy on FPGAs. Pratt, Brian; Fuller, Megan; Wirthlin, Michael // International Journal of Reconfigurable Computing;2011, p1 

    Reduced-precision redundancy (RPR) has been shown to be a viable alternative to triple modular redundancy (TMR) for digital circuits. This paper builds on previous research by offering a detailed analysis of the implementation of RPR on FPGAs to improve reliability in soft error environments....

  • Experiment Centric Teaching for Reconfigurable Processors. Lagadec, Loïc; Picard, Damien; Corre, Youenn; Lucas, Pierre-Yves // International Journal of Reconfigurable Computing;2011, p1 

    This paper presents a setup for teaching configware to master students. Our approach focuses on experiment and leaning-bydoing while being supported by research activity. The central project we submit to students addresses building up a simple RISC processor, that supports an extensible...

  • MIPS cores win Dolby approval.  // Electronics Weekly;8/16/2006, Issue 2254, p4 

    The article reports on the approval of MIPS32 processor cores by Dolby Digital. MIPS Technologies' 24k and 34k codes have been approved for Dolby Digital Plus audio codecs. MIPS is the first core firm to provide approved codecs. Dolby has particularly designed the codecs for the MIPS cores....

  • HARDWARE MODELLING OF A 32-BIT, SINGLE CYCLE RISC PROCESSOR USING VHDL. Omran, Safaa S.; Mahmood, Hadeel S. // International Conference on Information Technology;2013, p1 

    In this research, the VHDL (Very high speed IC Hardware Description Language) hardware modelling of the complete design of a 32-bit MIPS (Microprocessor without Interlocked Pipeline Stages), single cycle RISC (Reduced Instruction Set Computer) processor is presented. First the work defines the...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics