FPGAs to the Rescue

Steele, Denny
January 2009
Portable Design;Jan2009, Vol. 15 Issue 1, p22
The article provides information on the technological innovations of the Field Programmable Gate Arrays (FPGA). It states that the recent emergence of ultra-low-power FPGA with high logic capacity has brought new possibilities for portable systems designers. In connection, the main role of an FPGA co-processor is to save power by offloading tasks from the application processor.


Related Articles

  • Innovate For Low Power In A High-Performance FPGA. Ekas, Paul // Electronic Design;8/16/2007, Vol. 55 Issue 18, p65 

    The article discusses the innovative ways to reduce power consumption in a high-performance field-programmable gate array (FPGA). One way to reduce power in high-end FPGAs is the use of Stratix III, a Programmable Power Technology from Altera Corp. Using the Programmable Power Technology, the...

  • The Need for Dynamic Phase Alignment in High-speed FPGAs. Badoni, Vipul // Wireless Design & Development;Feb2006, Vol. 14 Issue 2, p28 

    The article discusses the advantages of dynamic phase alignment (DPA) technology and the benefits of incorporating it into field-programmable gate array products. Differential signaling standards can help system developers building high performance products maintain precise timing and signal...

  • SERDES Interfaces in an FPGA World: How to Get Started. Sides, Dan; Leigh, Bertrand // Wireless Design & Development;Jun2007, Vol. 15 Issue 6, p36 

    The article focuses on the use of serialized deserializer (SERDES) in field programmable gate array (FPGA) products. The concept of SERDES is rooted on the migration from lower data rate parallel connections to higher speed serial connections. Source synchronous and clock data protocols are the...

  • XILINX INTRODUCES RAPIDIO SERIAL ENDPOINT IP CORE.  // Computer Protocols;Jun2004, Vol. 17 Issue 6, p7 

    This article reports on the RapidIO Serial Endpoint intellectual property core from Xilinx Inc. Coupled with the company's parallel RapidIO endpoint intellectual property core and PCI Industrial Computer Manufacturers Group-compliant AdvancedTCA Development platform, this combination provides...

  • Programmable logic for automotive telematics. Prokosch, Steven // Portable Design;Aug2005, Vol. 11 Issue 8, p20 

    The article reports that reprogrammable field programmable gate array (FPGA) platforms allow vehicle manufacturers to define extreme flexible architectures. Reprogrammahle FPGA platforms allow vehicle manufacturers to define extremely flexible architectures whereby the "front end" connections to...

  • LOW-COST FPGAS SPIN OUT HIGH PERFORMANCE. Bursky, Dave // Electronic Design;7/19/2004, Vol. 52 Issue 16, p0 

    Evaluates the Cyclone II series of field programmable gate arrays from Altera Corp.

  • Context Switching in a Run-Time Reconfigurable System. Puttegowda, Kiran; Lehn, David I.; Park, Jae H.; Athanas, Peter; Jones, Mark // Journal of Supercomputing;Nov2003, Vol. 26 Issue 3, p239 

    A distinguishing feature of reconfigurable computing over rapid prototyping is its ability to configure the computational fabric on-line while an application is running. Conventional reconfigurable computing platforms utilize commodity FPGAs, which typically have relatively long configuration...

  • FPGA/PCB CO-DESIGN Increases Fabrication Yields. Killy, Yan // Printed Circuit Design & Manufacture;Mar2008, Vol. 25 Issue 3, p20 

    The article focuses on how printed circuit board (PCB) designs with field-programmable gate arrays (FPGA) increases fabrication yields. The flexibility, rapid deployment, and lower development costs of FPGAs have resulted in the dramatic rise of their use in new designs. The ascend of FPGA to...

  • Improving Instrumentation With User-Programmable FPGAs. Schreier, Luke // EE: Evaluation Engineering;Jul2008, Vol. 47 Issue 7, p46 

    The article reports that virtual instruments are starting to incorporate user-available field-programmable gate arrays (FPGAs) in response to more demanding applications that require response times within a clock cycle, computation of large data sets or extremely fast data transfer. Reducing the...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics