TITLE

Multihit two-dimensional charged-particle imaging system with real-time image processing at 1000 frames/s

AUTHOR(S)
Horio, Takuya; Suzuki, Toshinori
PUB. DATE
January 2009
SOURCE
Review of Scientific Instruments;Jan2009, Vol. 80 Issue 1, pN.PAG
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
A high-speed imaging system developed for two-dimensional counting of charged particles is presented. Microchannel plates coupled with a phosphor screen of a short emission lifetime (<1 μs) are used to visualize the two-dimensional positions of charged-particle impacts, and the image on the phosphor screen is captured with a 1 kHz complementary metal oxide semiconductor (CMOS) image sensor (512×512 pixels). A multistage image intensifier consisting of the first and second generation devices was used to compensate for the low sensitivity of CMOS. The centers of gravity (COG) of individual light spots in each image frame are calculated in real time by a field programmable gate array circuit. The performance of this system is tested by time-resolved photoelectron imaging (TR-PEI) of NO using (1+1′) resonance enhanced multiphoton ionization via the A 2Σ+ state with a femtosecond laser operated at 1 kHz. The new system enabled COG detection for more than ten particles in each frame at 1 kHz and achieved an extremely high degree of accuracy in the measurement of photoelectron angular distributions in TR-PEI.
ACCESSION #
36425869

 

Related Articles

  • Future IC fabrication rests on solutions to circuit and device scaling issues. Zeitzoff, Peter M.; Murto, Robert W.; Huff, Howard R. // Solid State Technology;Jul2002, Vol. 45 Issue 7, p71 

    No abstract available.

  • Suppliers invest to cover gate array market activity. Wilson, Richard // Electronics Weekly;7/31/2002, Issue 2063, p6 

    Reports on the effort of suppliers to step up investment in the lower cost Asic technology to cover gate array market activity. Launch of hybrid gate array by AMI Semiconductor for medium-density Asics and FPGA conversions; Claim of Chip Express to reduce mask costs compared to standard cell Asics.

  • GaAs gate arrays offer alternative for high-performance ASICs. Lipman, Jim; Granville, Fran // EDN;10/26/95, Vol. 40 Issue 22, p24 

    Introduces Vitesse's GLX gate-array family, which provides as much as 70% gate utilization. Frequency-independent power dissipation; Availability of GLX macrocells in full- and half-speed versions; Complement to CMOS circuits; Vitesse's manufacture of GLX chips in a gallium arsenide (GaAs)...

  • Orbit semiconductor adds array with 45K raw gates. DeTar, Jim // Electronic News;2/20/95, Vol. 41 Issue 2053, p56 

    Reports on Orbit Semiconductor's addition of Base 240 raw gates and input-output buffers to its ENCORE! line of gate arrays. Products' offer of programmable power supplies and claimed gate utilizations; Base 240 as response to customer inquiries on the merging of FPGA designs into single gate...

  • Hybrid-gate-array technology promises shorter cycle time and lower NRE and unit costs. Schweber, Bill // EDN;1/24/2002, Vol. 47 Issue 2, p18 

    Introduces the XPressArray hybrid-gate-array technology by AMI Semiconductor Inc. Features of the computer system; Product offerings of AMI Semiconductor; Price of the product; Contact information.

  • Untitled.  // Electronic News;9/5/94, Vol. 40 Issue 2030, p1 

    Features Vitesse Semiconductor's SXCFX gate array design. Specifications; Capabilities.

  • New Vitesse gate arrays blend 2 logic families.  // Electronic News;9/5/94, Vol. 40 Issue 2030, p54 

    Reports on Vitesse Semiconductor's line of gallium arsenide (GaAs) gate arrays. Combination of low-power direct coupled FET logic (DCFL) and very high-speed source coupled FET logic (SCFL) technology; Capabilities; Specifications; Pricing and availability.

  • Microstructure and thermal stability of HfO2 gate dielectric deposited on Ge(100). Gusev, E. P.; Shang, H.; Copel, M.; Gribelyuk, M.; D’Emic, C.; Kozlowski, P.; Zabel, T. // Applied Physics Letters;9/20/2004, Vol. 85 Issue 12, p2334 

    We report on physical and electrical characterization of ultrathin (3–10 nmd high-κHfO2 gate stacks deposited on Ge(100) by atomic-layer deposition. It is observed that uniform films of HfO2 can be deposited on Ge without significant interfacial growth. The lack of an interlayer...

  • Flap surrounds Xilinx FPGA move. DeTar, Jim // Electronic News;12/5/94, Vol. 40 Issue 2043, p1 

    Reports on the controversy over the introduction of Xilinx's XC5000 field programmable gate array (FPGA) family. AT&T's claim of the product technology's similarity to its ORCA 2C line; Support from rival Altera; Responses.

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics