TITLE

Interface properties of Ge3N4/Ge(111): Ab initio and x-ray photoemission spectroscopy study

AUTHOR(S)
Yang, M.; Peng, G. W.; Wu, R. Q.; Deng, W. S.; Shen, L.; Chen, Q.; Feng, Y. P.; Chai, J. W.; Pan, J. S.; Wang, S. J.
PUB. DATE
December 2008
SOURCE
Applied Physics Letters;12/1/2008, Vol. 93 Issue 22, p222907
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
We propose an interface model for Ge and its surface passivating nitride. The β-Ge3N4(0001)/Ge(111) interface structure does not have dangling bonds and is predicted to be exceptionally stable compared with other possible structures. Band offsets determined using x-ray photoemission spectroscopy study are in agreement with the prediction by first-principles calculations. The band offsets are large enough to minimize possible carrier tunneling.
ACCESSION #
35763863

 

Related Articles

  • Nonvolatile three-terminal operation based on oxygen vacancy drift in a Pt/Ta2O5-x/Pt, Pt structure. Wang, Qi; Itoh, Yaomi; Hasegawa, Tsuyoshi; Tsuruoka, Tohru; Yamaguchi, Shu; Watanabe, Satoshi; Hiramoto, Toshiro; Aono, Masakazu // Applied Physics Letters;6/10/2013, Vol. 102 Issue 23, p233508 

    Nonvolatile three-terminal operation is demonstrated using a Pt/Ta2O5-x/Pt, Pt structure, by controlling oxygen vacancy drift to make/annihilate a conductive channel between a source and a drain. The as-fabricated device is in an off-state. Application of a positive gate bias moves oxygen...

  • Surface Preparation and Deposited Gate Oxides for Gallium Nitride Based Metal Oxide Semiconductor Devices. Long, Rathnait D.; McIntyre, Paul C. // Materials (1996-1944);Jul2012, Vol. 5 Issue 7, p1297 

    The literature on polar Gallium Nitride (GaN) surfaces, surface treatments and gate dielectrics relevant to metal oxide semiconductor devices is reviewed. The significance of the GaN growth technique and growth parameters on the properties of GaN epilayers, the ability to modify GaN surface...

  • Surface Passivation of Germanium Using NH3 Ambient in RTP for High Mobility MOS Structure. Khairnar, Anil G.; Mhaisagar, Y. S.; Mahajan, A. M. // Journal of Nano- & Electronic Physics;2013, Vol. 5 Issue 2, p02009-1 

    Ge CMOS is very striking for the post Si-CMOS technology. However, we have to attempt a number of challenges with regard to materials and their interface control. In this paper we have investigated the control of the interfacial properties of SiO2 / Ge gate stack structures by the thermal...

  • Base cell design spawns advanced arrays. Ajluni, Cheryl // Electronic Design;9/19/94, Vol. 42 Issue 19, p178 

    Describes the basic cell design of the Motorola M5C CMOS arrays. Advantages of the fourth-generation CMOS architecture; Gate-utilization percentage; Implementation of a D-type flip-flop and a two-bit dual-port RAM; Contact information.

  • Is a computer battery failure imminent?  // Supervisory Management;Jan95, Vol. 40 Issue 1, p15 

    Gives advice on computer problems which may be caused by a failing or failed complementary metaloxide semiconductor (CMOS) battery. Symptoms of failure.

  • Band alignment at the BaCuSeF/ZnTe interface. Zakutayev, Andriy; Tate, Janet; Platt, Heather A. S.; Keszler, Douglas A.; Barati, Alireza; Klein, Andreas; Jaegermann, Wolfram // Applied Physics Letters;4/19/2010, Vol. 96 Issue 16, p162110 

    In situ photoemission spectroscopy experiments are used to characterize the interface between ZnTe and the wide band gap p-type semiconductor BaCuSeF. The contact is characterized by a null valence-band offset, a large conduction-band offset, and a chemically graded interface. By applying the...

  • Floating Gate Trimming Saves Backend Test/Measurement Cost and Effort. Skurla, John // ECN: Electronic Component News;Dec2002, Vol. 46 Issue 14, p37 

    Focuses on the benefits of trimming semiconductors and electronic systems using floating gate technology. Cost savings and higher manufacturing troughputs brought about by floating gate; Functions of the complementary metal oxide transistor of floating gate; Information on threshold trimming.

  • Quantification of Shallow-junction Dopant Loss during CMOS Process. Buh, G. H.; Park, T.; Jee, Y.; Hong, S. J.; Ryoo, C.; Yoo, J.; Lee, J. W.; Yon, G. H.; Jun, C. S.; Shin, Y. G.; Chung, U.-In; Moon, J. T. // AIP Conference Proceedings;2005, Vol. 788 Issue 1, p275 

    We analyzed dopant concentration and profiles in source drain extension (SDE) by using in-line low energy electron induced x-ray emission spectrometry (LEXES), four point probe (FPP), and secondary ion mass spectroscopy (SIMS). By monitoring the dopant dose with LEXES, dopant loss in...

  • CMOS sensors strive for CCD-like success. Cravotta, Nicholas // EDN;12/07/2000, Vol. 45 Issue 25, p26 

    Focuses on complementary metal-oxide semiconductor (CMOS) sensors. Maximum resolution; Comparison with charge coupled devices; Process compatibility with standard CMOS logic; ICM105A CMOS sensor from IC Media; HDCS-1020 CMOS sensor from Agilent Technologies.

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics