Suppression of magnetic trench material in bit patterned media fabricated by blanket deposition onto prepatterned substrates

Hellwig, O.; Moser, A.; Dobisz, E.; Bandic, Z. Z.; Yang, H.; Kercher, D. S.; Risner-Jamtgaard, J. D.; Yaney, D.; Fullerton, E. E.
November 2008
Applied Physics Letters;11/10/2008, Vol. 93 Issue 19, p192501
Academic Journal
An attractive approach for bit patterned media fabrication is the blanket deposition of magnetic material onto prepatterned substrates with elevated pillars and recessed trench areas. One issue with this method is the residual magnetic material in the trenches that causes disturbing stray fields during writing and readback. Here we present a technique to suppress the magnetic moment in the trenches with an additional annealing step by using prepatterned substrates consisting of SiN pillars on a Si wafer. The annealing triggers an interdiffusion process between the magnetic media and the Si in the trenches that results in the formation of a nonmagnetic silicide, while the magnetic moment on top of the SiN pillars remains substantially unaltered.


Related Articles

  • Defect imaging in multicrystalline silicon using a lock-in infrared camera technique. Pohl, Peter; Schmidt, Jan; Schmiga, Christian; Brendel, Rolf // Journal of Applied Physics;4/1/2007, Vol. 101 Issue 7, p073701 

    We image the lifetime distribution of multicrystalline silicon wafers by means of calibrated measurements of the free-carrier emission using an infrared camera. The spatially resolved lifetime measurements are performed as a function of the light-generated excess carrier density, showing a...

  • Effects of the compensation level on the carrier lifetime of crystalline silicon. Dubois, S.; Enjalbert, N.; Garandet, J. P. // Applied Physics Letters;7/21/2008, Vol. 93 Issue 3, p032114 

    This study focuses on the evolution of the carrier lifetime with the compensation level in crystalline silicon. Especially we show that an increase in the compensation level reduces the recombination strength of doping species and of some metal impurities. These theoretical results are confirmed...

  • Semiconductor wafer annealing meets the 28 nm node. Hebb, Jeff // Laser Focus World;Jun2011, Vol. 47 Issue 6, p49 

    The article reports on the advancement in thermal processing equipment for semiconductor wafer manufacturing that can be accomplished by laser spike annealing (LSA) or flash lamp annealing (FLA). Thermal processing is significant in the formation of complementary metal-oxide semiconductor (CMOS)...

  • Self-alignment of silicon chips on wafers: A capillary approach. Berthier, J.; Brakke, K.; Grossi, F.; Sanchez, L.; Cioccio, L. Di // Journal of Applied Physics;Sep2010, Vol. 108 Issue 5, p054905 

    As the limits of Moore's law are approached, three-dimensional integration appears as the key to advanced microelectronic systems. Die-to-wafer assembly appears to be an unavoidable step to reach full integration. While robotic methods experience difficulties to accommodate fabrication speed and...

  • Additional stress-induced band gap narrowing in a silicon die. Furuhashi, Masayuki; Taniguchi, Kenji // Journal of Applied Physics;Jan2008, Vol. 103 Issue 2, p026103 

    Semiconductor devices have intrinsic mechanical stress due to two separate sources, silicon wafer processing and packaging. This intrinsic stress induces band gap narrowing and consequent degradation of device reliability. In this work, a silicon die that included shallow trench isolation...

  • Ion implantation based selective synthesis of silica nanowires on silicon wafers. Sood, Dinesh Kumar; Sekhar, Praveen Kumar; Bhansali, Shekhar // Applied Physics Letters;4/3/2006, Vol. 88 Issue 14, p143110 

    A new method for selective growth of silica nanowires on silicon wafers is demonstrated by using ion implantation through a mask. Pd ions are implanted into Si (100) to form nanoclusters of Pd. The nanoclusters get activated and act as catalyst silicide seeds for nanowire growth, when heated in...

  • Conformal Ni-silicide formation over three-dimensional device structures. Zhu, Zhiwei; Gao, Xindong; Kubart, Tomas; Zhang, Zhi-Bin; Wu, Dongping; Zhang, Shi-Li // Applied Physics Letters;7/30/2012, Vol. 101 Issue 5, p053508 

    This letter reports on conformal formation of ultrathin Ni-silicide films over a three-dimension structure relevant to the most advanced tri-gate transistor architecture. This is achieved by combining ionization of the sputtered Ni atoms with application of an appropriate bias to the Si...

  • Selective electroless copper metallization of palladium silicide on silicon substrates. Mak, C.Y.; Miller, B.; Feldman, L.C.; Weir, B.E.; Higashi, G.S.; Fitzgerald, E.A.; Boone, T.; Doherty, C.J.; van Dover, R.B. // Applied Physics Letters;12/23/1991, Vol. 59 Issue 26, p3449 

    Examines the development of a scheme for selective electroless copper patterning of silicon wafers with palladium silicide. Initiation of copper deposition; Exhibition of thermal conversion of a palladium layer to silicides; Observation on the low contact resistance to silicon and metallic...

  • Characterization of multiple Si/SiO2 interfaces in silicon-on-insulator materials via second-harmonic generation. Jun, B.; White, Y. V.; Schrimpf, R. D.; Fleetwood, D. M.; Brunier, F.; Bresson, N.; Cristoloveanu, S.; Tolk, N. H. // Applied Physics Letters;10/11/2004, Vol. 85 Issue 15, p3095 

    Charge generation, transport, and recombination processes in UNIBOND® silicon-on-insulator wafers are studied via an optical second-harmonic generation (SHG) technique. The electric fields at the interfaces vary with time due to charge trapping. The presence of a thin native oxide layer on...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics