TITLE

The influence of nitrogen incorporation on performance and bias temperature instability of metal oxide semiconductor field effect transistors with ultrathin high-k gate stacks

AUTHOR(S)
Liao, J. C.; Fang, Y. K.; Chen, C. H.; Hou, Y. T.; Hsu, P. F.; Lin, K. C.; Huang, K. T.; Lee, T. L.; Liang, M. S.
PUB. DATE
November 2008
SOURCE
Applied Physics Letters;11/10/2008, Vol. 93 Issue 19, p193506
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
This paper reports a comprehensive study on the influence of nitrogen incorporation on high-k (HK) device performance and reliability. Two approaches including dielectric nitrogen annealing and interfacial layer (IL) nitrogen annealing are investigated. It is found the HK nitrogen annealing is a better solution for the trade-off between mobility and inversion oxide thickness than IL annealing. The positive bias temperature instability characteristic is improved by HK annealing. However, the HK nitrogen annealing lowers the barrier of dielectric and thus results in an abnormally high leakage current.
ACCESSION #
35514291

 

Related Articles

  • Impact of oxygen annealing on high-k gate stack defects characterized by random telegraph noise. Feng Chiu, Hsu; Lein Wu, San; Shyi Chang, Yee; Jinn Chang, Shoou; Fang Chen, Jone; Chang Tsai, Shih; Hua Hsu, Che; Ming Lai, Chien; Wei Hsu, Chia; Cheng, Osbert // Applied Physics Letters;9/17/2012, Vol. 101 Issue 12, p122105 

    The impact of post metal-deposition annealing (PMA) on the trap behavior of high-k/metal-gate metal-oxide-semiconductor field-effect transistors has been studied using drain current random telegraph noise (RTN). The RTN phenomenon is influenced by both trap positions and trap energy, thus...

  • Generation/recovery mechanism of defects responsible for the permanent component in negative bias temperature instability. Yonamoto, Yoshiki // Journal of Applied Physics;Apr2013, Vol. 113 Issue 15, p154501 

    The defects responsible for the permanent component observed in negative bias temperature (NBT) stressed metal-oxide-semiconductor field effect transistors with an oxynitride gate insulator were investigated by using isochronal annealing experiments, spin dependent recombination (SDR), and spin...

  • Nitrogen Plasma Processing of SiO/4H-SiC Interfaces. Modic, A.; Sharma, Y.K.; Xu, Y.; Liu, G.; Ahyi, A.C.; Williams, J.R.; Feldman, L.C.; Dhar, S. // Journal of Electronic Materials;Apr2014, Vol. 43 Issue 4, p857 

    A nitrogen plasma annealing process for gate dielectric applications in 4H-SiC metal oxide semiconductor (MOS) technology has been investigated. This process results in substantially greater interfacial N coverage at the SiO/4H-SiC interface and lower interface trap densities than the...

  • Metal-oxide-semiconductor field-effect transistors fabricated using self-aligned silicide technology. Tsaur, B-Y.; Anderson, C. H. // Applied Physics Letters;9/1/1985, Vol. 47 Issue 5, p527 

    N- and p-channel metal-oxide-semiconductor field-effect transistors have been fabricated with self-aligned WSi2 source, WSi2 drain, and WSi2/polycrystalline-silicon gate. Ion beam mixing and rapid thermal annealing techniques were employed to form smooth WSi2 films selectively on the device area...

  • Phosphorus coimplantation effects on optimum annealing temperature in Si-implanted GaAs. Sugitani, Suehiro; Hyuga, Fumiaki; Yamasaki, Kimiyoshi // Journal of Applied Physics;1/1/1990, Vol. 67 Issue 1, p552 

    Focuses on a study which concluded that phosphorous coimplantation raises the optimum annealing temperature, providing maximum sheet carrier concentration in silicon-implanted GaAs active layers. Indication of photoluminescence measurement; Importance of GaAs metal-semiconductor field-effect...

  • Technique for producing highly planar Si/SiO[sub 0.64]Ge[sub 0.36]/Si metal-oxide-semiconductor... Grasby, T.J.; Parry, C.P.; Phillips, P.J.; McGregor, B.M.; Morris, R.J.H.; Braithwaite, G.; Whall, T.E.; Parker, E.H.C.; Hammond, R.; Knights, A.P.; Coleman, P.G. // Applied Physics Letters;3/29/1999, Vol. 74 Issue 13, p1848 

    Describes a technique for producing highly planar Si/SiO[sub 0.64]Ge[sub 0.36]/Si metal-oxide-semiconductor field effect transistor channels. Electrical properties of the structures; Improvement of the electrical properties by in situ annealing.

  • Reduction of interface-state density in 4H-SiC n-type metal-oxide-semiconductor structures using high-temperature hydrogen annealing. Fukuda, K.; Suzuki, S.; Tanaka, T.; Arai, K. // Applied Physics Letters;3/20/2000, Vol. 76 Issue 12, p1585 

    The effects of hydrogen annealing on capacitance-voltage (C-V) characteristics and interface-state density (D[sub it]) of 4H-SiC metal-oxide-semiconductor (MOS) structures have been investigated. The D[sub it] was reduced to as low as 1x10[sup 11] eV[sup -1] cm[sup -2] at E[sub c]-E=0.6 eV using...

  • Cryogenic Power Converter Module Performance. Hennessy, M. J.; Mueller, E. K.; Mueller, O.; Park, J. N.; Neal, R. R. // AIP Conference Proceedings;2006, Vol. 824 Issue 1, p367 

    Several cryogenic power converter modules were built and tested, including a low-voltage, high-power series based on Cryo-MOSFETs and a high-voltage, high-power series based on Cryo-IGBTs. Half-bridge modules were manufactured and demonstrated in liquid nitrogen. The hardware is such that...

  • Improving the Dark Current Response of Monocrystalline N-Si<100>Metal Semiconductor-Metal (MSM) Photodetector by Chemical and Thermal Treatment. Yusoff, M. Z. Mohd; Hashim, M. R. // AIP Conference Proceedings;7/7/2010, Vol. 1250 Issue 1, p149 

    We have demonstrated a method to improve the dark current response of monocrystalline N-Si<100>metal-semiconductor-metal (MSM) photodetector. The combination of chemical and cryogenic treatment (77 K) have been proven to successfully reducing dark current response in a silicon based MSM...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics