Capacitance-voltage characterization of GaAs–Al2O3 interfaces

Brammertz, G.; Lin, H.-C.; Martens, K.; Mercier, D.; Sioncke, S.; Delabie, A.; Wang, W. E.; Caymax, M.; Meuris, M.; Heyns, M.
November 2008
Applied Physics Letters;11/3/2008, Vol. 93 Issue 18, p183504
Academic Journal
The authors apply the conductance method at 25 and 150 °C to GaAs–Al2O3 metal-oxide-semiconductor devices in order to derive the interface state distribution (Dit) as a function of energy in the bandgap. The Dit is governed by two large interface state peaks at midgap energies, in agreement with the unified defect model. S-passivation and forming gas annealing reduce the Dit in large parts of the bandgap, mainly close to the valence band, reducing noticeably the room temperature frequency dispersion. However the midgap interface state peaks are not affected by these treatments, such that Fermi level pinning at midgap energies remains.


Related Articles

  • Influence of interface layer composition on the electrical properties of epitaxial Gd2O3 thin films for high-K application. Laha, Apurba; Osten, H. J.; Fissel, A. // Applied Physics Letters;3/12/2007, Vol. 90 Issue 11, p1 

    The authors report on the impact of interface layer composition on electrical properties of epitaxial Gd2O3 thin films on Si(001) substrates. The electrical properties of epitaxial Gd2O3 thin films were improved significantly by controlled modification of interface layer composition. The minimum...

  • Substrate Bias Effects on Drain Induced Barrier Lowering (DIBL) in Short Channel NMOS FETs. Ruangphanit, A.; Phongphanchantra, N.; Poyai, A.; Hruanan, C.; Muanghlua, R.; Khunkhao, S. // Australian Journal of Basic & Applied Sciences;2009, Vol. 3 Issue 3, p1640 

    The substrate biasing characteristics of the Drain-Induced Barrier Lowering (DIBL) effects in short-channel NMOS devices with n+ polysilicon gate that fabricated at TMEC by 0.8 CMOS technology were presented. It was found that by increasing the substrate bias form -1 to -5V, DIBL in NMOS devices...

  • Soft Error Analysis of Multi-Gate MOSFETs. Al Tarawneh, Ziyad Ahmed // World Applied Sciences Journal;2014, Vol. 32 Issue 4, p661 

    The continuous scaling of classical CMOS features has led to a large reduction in the node capacitances of VLSI circuits. As a result, a small amount of charge deposited by a radiation strike is sufficient to cause an single event upset at the node. Moreover, the increased clock frequency and...

  • Observation of inversion behaviors induced by polarization effects in GaN/AlxGa1-xN/GaN based metal-insulator-semiconductor structures. Wang, M. J.; Shen, B.; Wang, Y.; Huang, S.; Yang, Z. J.; Xu, K.; Zhang, G. Y.; Hoshino, K.; Arakawa, Y. // Applied Physics Letters;6/12/2006, Vol. 88 Issue 24, p242104 

    The influence of the polarization effects on the energy band structures and electrical properties of GaN-based heterostructures has been investigated by means of capacitance-voltage (C-V) measurements of GaN/Al0.22Ga0.78N/GaN based metal-insulator-semiconductor (MIS) structures at various...

  • A low noise CMOS digital output interface circuit. Hua Xu; Zhe Qiao // Advanced Materials Research;2014, Vol. 1049-1050, p653 

    A digital CMOS output interface circuit is proposed, which lowers down the peak and lengthen the duration of the pulse of current supplied by the power supply to reduce the SSN (simultaneously-switching noise) effects. The simulation shows that the maximal SSN voltage of the proposed circuit is...

  • The effect of low-field injection of charge carriers on the electrical properties of the metal-oxide-semiconductor structures. Mordkovich, V.; Mokrushin, A.; Omel’yanovskaya, N. // Semiconductors;Jun2007, Vol. 41 Issue 6, p699 

    The method of high-frequency capacitance-voltage characteristics was used to study the effect of low-field injection of charge carriers on the electrical properties of metal-SiO2-Si structures with n- and p-type substrates. It is shown that in all cases of injection (irrespective of the polarity...

  • Analysis and Performance Comparison of Charge Transfer Circuits for Capacitive Sensing. Hyeopgoo Yeo // Journal of Next Generation Information Technology;Feb2014, Vol. 5 Issue 1, p16 

    This paper analyzes and compares four different types of capacitive sensor based on charge transfer circuit. The sensors are based on a passive charge transfer circuit, a parasitic-sensitive discrete-time integrator, a parasitic-insensitive discrete time integrator, and a passive-style charge...

  • Impact of Si substrate orientations on electrical properties of crystalline Gd2O3 thin films for high-K application. Laha, Apurba; Osten, H. J.; Fissel, A. // Applied Physics Letters;10/2/2006, Vol. 89 Issue 14, p143514 

    The authors compare the properties of epitaxial Gd2O3 thin films grown on silicon substrates with three different orientations for high-K application. Pt/Gd2O3/Si(111) and Pt/Gd2O3/Si(110) metal oxide semiconductor heterostructures show promising electrical properties and hence, could be...

  • Characteristic trapping lifetime and capacitance-voltage measurements of GaAs metal-oxide-semiconductor structures. Brammertz, Guy; Martens, Koen; Sioncke, Sonja; Delabie, Annelies; Caymax, Matty; Meuris, Marc; Heyns, Marc // Applied Physics Letters;9/24/2007, Vol. 91 Issue 13, p133510 

    The authors show the implications that the free carrier trapping lifetime has on the capacitance-voltage (CV) characterization method applied to metal-oxide-semiconductor (MOS) structures. It is shown that, whereas the CV characterization method for deducing interface state densities works well...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics