TITLE

Real-time plasma control based on the ISTTOK tomography diagnostic

AUTHOR(S)
Carvalho, P. J.; Carvalho, B. B.; Neto, A.; Coelho, R.; Fernandes, H.; Sousa, J.; Varandas, C.; Chávez-Alarcón, E.; Herrera-Velázquez, J. J. E.
PUB. DATE
October 2008
SOURCE
Review of Scientific Instruments;Oct2008, Vol. 79 Issue 10, p10F329
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
The presently available processing power in generic processing units (GPUs) combined with state-of-the-art programmable logic devices benefits the implementation of complex, real-time driven, data processing algorithms for plasma diagnostics. A tomographic reconstruction diagnostic has been developed for the ISTTOK tokamak, based on three linear pinhole cameras each with ten lines of sight. The plasma emissivity in a poloidal cross section is computed locally on a submillisecond time scale, using a Fourier–Bessel algorithm, allowing the use of the output signals for active plasma position control. The data acquisition and reconstruction (DAR) system is based on ATCA technology and consists of one acquisition board with integrated field programmable gate array (FPGA) capabilities and a dual-core Pentium module running real-time application interface (RTAI) Linux. In this paper, the DAR real-time firmware/software implementation is presented, based on (i) front-end digital processing in the FPGA; (ii) a device driver specially developed for the board which enables streaming data acquisition to the host GPU; and (iii) a fast reconstruction algorithm running in Linux RTAI. This system behaves as a module of the central ISTTOK control and data acquisition system (FIRESIGNAL). Preliminary results of the above experimental setup are presented and a performance benchmarking against the magnetic coil diagnostic is shown.
ACCESSION #
35150082

 

Related Articles

  • ADAPTABLE FINGERPRINT MINUTIAE EXTRACTION ALGORITHM BASED-ON CROSSING NUMBER METHOD FOR HARDWARE IMPLEMENTATION USING FPGA DEVICE. Sudiro, Sunny Arief; Yuwono, Rudi Trisno // International Journal of Computer Science, Engineering & Informa;Jun2012, Vol. 2 Issue 3, p1 

    In this article, a main perspective of developing and implementing fingerprint extraction and matching algorithms as a part of fingerprint recognition system is focused. First, developing a simple algorithm to extract fingerprint features and test this algorithm on PC. The second thing is...

  • FPGA-based processing transforms high-speed OCT.  // Vision Systems Design;Apr2011, Vol. 16 Issue 4, p10 

    The article offers information on processing based on Field Programmable Gate Array (FPGA) for high-speed generation of optical coherence tomography (OCT). It mentions that amplitude signal is computed and data are converted to frequency space after which, the inverse fast Fourier (IFF)...

  • Energy-Efficient Computations on FPGAs. Prasanna, Viktor // Journal of Supercomputing;May2005, Vol. 32 Issue 2, p139 

    Recently, energy dissipation for computations on FPGAs has become an important performance metric. In this paper, we summarize our recent efforts in developing an algorithm-level design methodology for optimizing the energy performance of FPGA based implementations. For kernels, our design...

  • A Reconfigurable FPGA System for Parallel Independent Component Analysis. Du, Hongtao; Hairong Qi // EURASIP Journal on Embedded Systems;2006, p1 

    A run-time reconfigurable field programmable gate array (FPGA) system is presented for the implementation of the parallel independent component analysis (ICA) algorithm. In this work, we investigate design challenges caused by the capacity constraints of single FPGA. Using the reconfigurability...

  • A High Performance Parallel Distributed Arithmetic DCT Architecture for H.264 Video Compression. Saravanan, S.; Bhaskar, Vidyacharan // European Journal of Scientific Research;Jun2010, Vol. 42 Issue 4, p544 

    The article describes the architectural design of a two-dimensional (2-D) discrete cosine transform (DCT) targeting the H.264/AVC compression standard. A new algorithm was created to minimize the complexity of operations as much as possible while maintaining low delays and high throughput speed....

  • Algorithm to FPGA design tools. Melling, Larry // Electronics Weekly;9/3/2008, Issue 2350, p19 

    The article discusses some tools for simplifying the path from image and signal processing algorithms to an FPGA (field-programmable gate array). The author says that to dramatically simplify the path from image and signal processing algorithms to FPGA implementation, designers should choose an...

  • Hardware Architecture for Pattern Recognition in Gamma-Ray Experiment. Khatchadourian, Sonia; Prévotet, Jean-Christophe; Kessal, Lounis // EURASIP Journal on Embedded Systems;1/1/2009, Special section p1 

    The HESS project has been running successfully for seven years. In order to take into account the sensitivity increase of the entire project in its second phase, a new trigger scheme is proposed. This trigger is based on a neural system that extracts the interesting features of the incoming...

  • Design and Field Programmable Gate Array Implementation of Basic Building Blocks for Power-Efficient Baugh-Wooley Multipliers. Rais, Muhammad H.; Al-Harthi, Bandar M.; Al-Askar, Saad I.; Al-Hussein, Fahad K. // American Journal of Engineering & Applied Sciences;2010, Vol. 3 Issue 2, p307 

    The article presents a study on the design and implementation of the basic building blocks for power-efficient Baugh-Wooley multipliers or algorithms using the Field Programmable Gate Array (FPGA) Spartan-3 AN device. The study shows that the implementation showed reasonable FPGA resource...

  • Implementation of Embedded Floating Point Arithmetic Units on FPGA. RamyaRani, N. // Applied Mechanics & Materials;2014, Issue 550, p126 

    Floating point arithmetic plays a major role in scientific and embedded computing applications. But the performance of field programmable gate arrays (FPGAs) used for floating point applications is poor due to the complexity of floating point arithmetic. The implementation of floating point...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics