TITLE

Performance enhancement of n-channel inversion type InxGa1-xAs metal-oxide-semiconductor field effect transistor using ex situ deposited thin amorphous silicon layer

AUTHOR(S)
Sonnet, A. M.; Hinkle, C. L.; Jivani, M. N.; Chapman, R. A.; Pollack, G. P.; Wallace, R. M.; Vogel, E. M.
PUB. DATE
September 2008
SOURCE
Applied Physics Letters;9/22/2008, Vol. 93 Issue 12, p122109
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
Significant enhancement in metal-oxide-semiconductor field effect transistor (MOSFET) transport characteristics is achieved with InxGa1-xAs (x=0.53, x=0.20) channel material using ex situ plasma enhanced chemical vapor deposited amorphous Si layer. InxGa1-xAs MOSFETs (L=2 μm, Vgs-Vt=2.0 V) with Si interlayer show a maximum drain current of 290 mA/mm (x=0.53) and 2 μA/mm (x=0.20), which are much higher compared to devices without a Si interlayer. However, charge pumping measurements show a lower average interface state density near the intrinsic Fermi level for devices without the silicon interlayer indicating that a reduction in the midgap interface state density is not responsible for the improved transport characteristics.
ACCESSION #
34647374

 

Related Articles

  • Low-energy plasma-enhanced CVD facilities high mobility SiGe. Demmin, Jeffrey C. // Solid State Technology;Dec2000, Vol. 43 Issue 12, p30 

    Reports on the achievement of a hole mobility for a metal oxide semiconductor field-effect transistors with a low-energy plasma-enhanced chemical vapor deposition (CVD) process. Developers of the technology; Advantage of the CVD process.

  • Turning the world vertical: MOSFETs with current flow perpendicular to the wafer surface. Moers, J. // Applied Physics A: Materials Science & Processing;Jun2007, Vol. 87 Issue 3, p531 

    Tremendous progress in information technology has been made possible by the development and optimization of metal oxide semiconductor field effect transistor (MOSFET) devices. For the last three decades, the dimensions of the devices have been scaled down and the complexity of the integrated...

  • Role of Si[sub 1-x]Ge[sub x] buffer layer on mobility enhancement in a strained-Si... Sugii, Nobuyuki; Nakagawa, Kiyokazu; Yamaguchi, Shinya; Miyao, Masanobu // Applied Physics Letters;11/8/1999, Vol. 75 Issue 19, p2948 

    Investigates the role of Si[sub 1-x]Ge[sub x] buffer layer on mobility enhancement in a strained-Si n-channel metal-oxide semiconductor field-effect transistor (n-MOSFET). Effective electron mobility in n-MOSFET with the silicon graded buffer layer than in an unstrained n-MOSFET; Power spectrum...

  • MULTIPLE ADVANCES PROMOTE MOSFET PERFORMANCE. Morrison, David // Electronic Design;1/6/2003, Vol. 51 Issue 1, p90 

    Focuses on the innovations in power metal oxide semiconductor field-effect transistors (MOSFET). Progress made by semiconductor manufacturers in reducing the on-resistance and gate charge of silicon; Identification of the MOSFET package account for a sizable portion of the device's on-resistance.

  • Intrinsic stress in narrow silicon metal-oxide-semiconductor field-effect transistors: Magnetotransport measurements. Paquin, N.; Pepper, M.; Gundlach, A.; Ruthven, A. // Applied Physics Letters;7/18/1988, Vol. 53 Issue 3, p198 

    Measurements of the Hall (ρxy) and transverse (ρxx) resistivities in narrow polycrystalline silicon-gated Si(100) field-effect transistors have been obtained. The measurements were carried out both with and without externally applied uniaxial stress. Analysis of the results suggests the...

  • Quantum interference in ultrashort channel length silicon metal-oxide-semiconductor field-effect.... Hartstein, A. // Applied Physics Letters;10/14/1991, Vol. 59 Issue 16, p2028 

    Examines the quantum interference in ultrashort channel length silicon metal-oxide-semiconductor field-effect transistors. Presentation of the electrical conductance of the devices; Interpretation of the oscillations; Discussion on the production of metal-oxide-semiconductor field-effect...

  • Substrate bias effect on the capture kinetics of random telegraph signals in submicron p-channel.... Simoen, E.; Claeys, C. // Applied Physics Letters;1/30/1995, Vol. 66 Issue 5, p598 

    Investigates the effect of substrate bias on the capture kinetics of random telegraph signals in submicron silicon p-channel metal-oxide semiconductor transistors. Study of interface-near oxide traps; Dependence of capture time constant on transverse electric field; Details on the carrier...

  • Raman scattering study of low dose Si±-implanted GaAs used for metal-semiconductor field-effect transistor fabrication. Wagner, J.; Frey, Th.; Jantz, W. // Applied Physics Letters;12/7/1987, Vol. 51 Issue 23, p1904 

    The annealing of the lattice damage introduced by Si+ implantation into GaAs as well as the electrical activation of the dopant has been studied by Raman scattering. Implantation doses (4×1012–1×1013 cm-2) and annealing conditions (800–1040 °C for 5 s) were used which...

  • Simplify Power Designs with an Innovative MOSFET Package. Lee, Hawk; Jingen Qian; Norton, Kim // ECN: Electronic Component News;Apr2010, Vol. 54 Issue 4, p12 

    The article discusses the advancement in using the metal oxide semiconductor field-effect transistors (MOSFET) silicon technology and packaging which results to higher-performance devices.

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics