TITLE

Adjustable Hysteresis in Microprocessor-Reset ICs

AUTHOR(S)
Schlaepfer, Eric
PUB. DATE
July 2008
SOURCE
Portable Design;Jul2008, Vol. 14 Issue 7, p41
SOURCE TYPE
Periodical
DOC. TYPE
Article
ABSTRACT
The article presents the design of an adjustable hysteresis in three-pin microprocessor-reset integrated circuits. The device monitors a single power supply rail and it provides a system reset signal in response to undervoltage conditions. The article offers diagram for a fixed hysteresis, which the voltage difference between rising and failing thresholds on VCC. The design considers a microprocessor-reset integrated circuits with 3.08 voltage threshold and pull-up resistors of 10 kilo-amperes.
ACCESSION #
33777600

 

Related Articles

  • Circuit provides linear resistance-to-time conversion. Kaliyugavaradan, S.; Raj, D. Arul // EDN Europe;Aug2003, Vol. 48 Issue 8, p58 

    Presents the integrated circuit that provides resistance to time conversion. Circuit features; Tolerance of the resistors; Description of the design.

  • Add a manual reset to a standard three-pin-reset supervisor. Vanditmars, Derek // EDN;4/12/2007, Vol. 52 Issue 8, p108 

    The article proposes the inclusion of a manual reset to the design of a three-pin-reset supervisor. According to the author, adding low-value resistors can make a standard three-pin-reset supervisor perform various applications. He said that activating manual-reset button can lower the supply...

  • Amplifiers deliver accurate complementary voltages. Štofka, Marián // EDN;9/23/2010, Vol. 55 Issue 18, p44 

    The article focuses on the delivery by amplifiers of complementary voltages with accuracy. An increase in straight output voltages reduces the complementary output voltage. The desired constant value that is equivalent to the reference voltage is achieved by combining the straight and the...

  • Altering The Soc-Design Flow. Wilson, Ron // EDN Europe;Aug2010, Vol. 57 Issue 8, p1 

    The article focuses on the changes which have come up in the SOC (System-On-Chip) design methods and shapes. Due to technical and business reasons SOC is available in new designs and shapes and also makes the use of the best practices. Many companies have adopted it including Open-Silicon which...

  • Turn a set/reset latch into an astable/monostable multivibrator. Bruno, Luca // EDN;9/3/2009, Vol. 54 Issue 17, p42 

    The article offers advice on forming a reliable astable or monoastable multivibrator from a set/reset latch while minimizing the required number of standard digital integrated circuits. It illustrates and describes the connection of resistor-capacitor networks between the complementary outputs...

  • Onboard with passives. Yeates, Harry // Electronics Weekly;1/23/2002, Issue 2036, p20 

    Reports on the techniques involved in the integration of active and passive components in an integrated circuit. Implications of designing an integrated circuit for absolute values; Advantages of small circuits; Integration technologies used at IBM.

  • Intel Plugs Electron Leak. Ames, Ben // PCWorld;Sep2006, Vol. 24 Issue 9, p70 

    The article provides information on a chip design developed by Intel that insulates the circuits on its microprocessors on three sides, not just one. This could enable a 45 percent increase in future chips' speed or a 35 percent reduction in total power used. The tri-gate method helps to prevent...

  • Universities want design structure to aid research.  // Electronics Weekly;01/26/2005, Issue 2178, p1 

    The article reports that representatives from Great Britain's universities have said that research activities need a design infrastructure which offers affordable access to design tools and prototyping facilities. The influential group of academics from the universities of Manchester,...

  • Don't Be A Separatist--Think "System". Maliniak, David // Electronic Design;2/1/2007, Vol. 55 Issue 3, p51 

    The article provides information on a successful approach to chip, package and personal computer board as a system. The best way to do that is to design, analyze and verify concurrently and should be objective-oriented rather than task-oriented. Do not regard signal and power integrity as...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics