TITLE

Synopsys invests in industrial embedded sw verification company

AUTHOR(S)
Mutschler, Ann Steffora
PUB. DATE
May 2008
SOURCE
Electronic News;5/12/2008, Vol. 54 Issue 19, p6
SOURCE TYPE
Trade Publication
DOC. TYPE
Article
ABSTRACT
The article offers information on an investment by Synopsis Inc. in Prover Technology AB, based in Stockholm, Sweden. It has been observed that this will allow Synopsis to promote the use of technologies traditionally used in the construction of integrated circuits in different industries. It has also been observed that Prover could use the investment for its research and development work. Information is provided on the possible projects of the companies that might gain through this step.
ACCESSION #
32130755

 

Related Articles

  • EDA tool release to include design automation language.  // Electronics Weekly;3/7/2007, Issue 2278, p5 

    The article reports that electronic design automation tool vendor Synopsys Inc. is launching three tools to improve the automation of verifying chip designs. The three tools are, verification methodology manual (VMM) Planner, VMM Applications, and VMM Automation. VMM includes a machine...

  • Ateeda joins with Synopsys to support tool interoperability.  // Electronics Weekly;5/2/2007, Issue 2286, p4 

    The article reports that Ateeda Ltd. has joined with Synopsys Inc. to develop and support the interoperatibility between Ateeda's OptimATE mixed-signal test tool and Synopsys' HSPICE simulator. OptimATE's benefits include reduced production test time, reduced test cost, simplified analog test...

  • Drives hard IP reuse. Khan // ECN: Electronic Component News;Aug99, Vol. 43 Issue 8, p111 

    Focuses on developments related to the integrated circuits (IC) industry as of August 1999. Gap between IC process technology and IC design technology; Impact of the shift in IC design from Very Large Scale Integration to System-on-Chip integration.

  • Synopsys expands silicon library. Steffora, Ann // Electronic News;05/25/98, Vol. 44 Issue 2220, p32 

    Reports on Synopsys Inc.'s expansion of its silicon library offerings for the system-on-chip design market with the introduction of high-density standard cells, random access memory compilers and custom library services. Offerings from major companies in the market; Growth of the market; Key...

  • Synthesise, place, and then route to solve chip-layout problems. Prophet // EDN Europe;Dec99, Vol. 44 Issue 12, p12 

    Reports on the introduction of Physical Synthesis, a chip-design tool from Synopsis. Features; Applications; Compiler tool launched by Synopsis at the IP99 conference; Contact information.

  • Synopsys Sets Pilot Design Environment to Flight. Mutschler, Ann Steffora // Electronic News;3/6/2006, Vol. 52 Issue 10, p18 

    The article provides information on the RTL-to-GDSII design system developed by Mountain View, California-based electronic design automation company Synopsys Inc. in 2006. The Pilot Design Environment was developed by the company's professional services group using its Galaxy and Discovery...

  • Arteris relocates HQ to U.S. with $8.1 funding headed by Synopsys. Taylor, Colleen // Electronic News;7/9/2007, Vol. 53 Issue 28, p1 

    The article reports on the investments received by system-on-a-chip (SoC) architecture solutions provider Arteris Inc. from electronic design automation company Synopsys Inc. Arteris said it will use the new investment to expand its market development activities and further develop its...

  • Ask for it. Johnson, Howard // EDN;07/06/2000, Vol. 45 Issue 14, p32 

    Comments on the lack of guaranteed specifications for the minimum rise and fall times of integrated circuits. Effects on design quality; Reasons of chip manufacturers for failing to guarantee minimum rise and fall-time specifications.

  • Swindon company to develop 0.10µm wafer dicing method. Bush, Steve // Electronics Weekly;7/10/2002, Issue 2060, p2 

    Reports on the plan of Loadpoint company to develop techniques and equipment for the manufacture of next-generation 0.20 µmeter integrated circuits as part of the Walpack consortium in Europe. Short list of Walpack members; Stages of the development program; Amount of funds secured by...

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics