Cadence Acquires Chip Estimate

March 2008
Portable Design;Mar2008, Vol. 14 Issue 3, p8
The article reports on the acquisition of Chip Estimate Corporation by the Cadence Design Systems Inc. in the U.S. It stated that the products of Chip Estimate will enable electronic design teams to anticipate the die size, yield power consumption, performance and cost of chips based on almost any design architecture, IP and silicon process node options. According to Adam Traidman, president and chief executive officer of Chip Estimate, they are excited to be combining their capabilities with an industry leader. Craig Johnson, corporate vice president of the Market added that the Chip Estimate technology and Web portal fit perfectly with their strategy to partner with design IP industry rather than to compete with them.


Related Articles

  • Power politics. Donovan, John // Portable Design;Nov2006, Vol. 12 Issue 11, p4 

    The article reports on the competition between Electronic Design Automation (EDA) Cos. regarding creating low-power budget design products. The Cadence Design Systems Inc. had launched the Power Forward Initiative to develop integrated circuits Common Power Format (CPF) along with other seven...

  • One tool lets you design the IC package and its interconnections. Moretti, Gabe // EDN;10/30/2003, Vol. 48 Issue 24, p20 

    Focuses on Advanced Packaging Engineer 3D (APE 3D), a tool that lets engineers design the integrated circuits package and its interconnections from Cadence. Features of APE 3D; Way by which the tool prevents the risk of poor package design; Price for one year license.

  • Design in an analog world. Israelsohn, Joshua // EDN;11/11/2004 Supplement2, Vol. 49, p46 

    The article focuses on the challenges facing analog design. Analog-design talent has become harder to find and more expensive to develop at the same time that digital products and processes have hit constraints due to fundamental analog effects. The demands on analog design have grown with the...

  • Cadence Deals EDA with Local China IC Design Center.  // Electronic News;8/18/2003, Vol. 49 Issue 33, pN.PAG 

    Reports on the announcement by Cadence Design Systems Inc. on August 18, 2003 regarding the use of its EDA platforms in integrated circuit design platform by China Suzhou CAS IC Design Center (SZ-CAS ICDC). Aim of SZ-CAS ICDC; Terms of the deal.

  • Accellera Moves Toward Standard IC Design Kits.  // Electronic News;3/28/2005, Vol. 51 Issue 13, pN.PAG 

    Reports on the development by Accellera of the OpenKit Initiative integrated circuit design kit in March 2005. Contribution made by Cadence Design Systems Inc. to the creation of OpenKit Initiative; Information on design kits; Problem facing users of multiple process design kits.

  • Diagonal wiring in chip layouts cuts costs and ups yield. Ball, Richard // Electronics Weekly;6/11/2003, Issue 2103, p5 

    Reports on the effort of Cadence Design Systems to examine the use of diagonal layout for wiring in integrated circuit designs, as of June 2003. Benefits of the approach; Outcome of the test.

  • Tool lets you go with the flow. Moretti, Gabe; Granville, Fran // EDN;4/29/2004, Vol. 49 Issue 9, p15 

    This article presents information on the optimized Virtuoso custom-design platform, which includes a chip-integration flow, and the Virtuoso Chip Editor from Cadence Design Systems. These tools provide designers an automated physical-design-integration program--from floorplanning through chip...

  • Cadence buys Chip Estimate. Deffree, Suzanne // Electronic News;3/17/2008, Vol. 54 Issue 11, p11 

    The article reports on the acquisition of Chip Estimate Corp. by Cadence Design Systems. Through the deal, Cadence gains Chip Estimate's Web portal, which hosts a collaborative partnership of more than 175 intellectual property (IP) suppliers and foundries featuring more than 6,000 IP...

  • Software firms and chip suppliers must co-operate on SoC verification. Wilson, Richard // Electronics Weekly;1/26/2011, Issue 2453, p8 

    An interview with Steve Brown, product management director at Cadence Design Systems Inc., is presented. Brown comments that software defined applications and shortened design cycles are reasons for the change in the design flow of system-on-chip (SoC) devices. Brown believes that high level...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics