Architectural Issues for Power Gating

Keating, Michael; Flynn, David; Aitken, Robert; Gibbons, Alan; Shi, Kaijian
February 2008
Portable Design;Feb2008, Vol. 14 Issue 2, p38
The article focuses on the architectural issues concerning the implementation of power-gating designs. An overview of the concept of power gating is presented, including partitioning, multiple power-gated domains and hierarchy. Several designs of a processor-based system-on-a-chip (SOC) of the central processing unit (CPU) system are also introduced, including an independent power rail to the entire cached CPU subsystem and an always-on supply to provide power to the isolation cells. Furthermore, the pitfalls and recommendations on every design are also discussed in the article.


Related Articles

  • Embracing a technology. Manners, David // Electronics Weekly;5/18/2005, Issue 2194, p26 

    The article presents a discussion on the System-on-chip (SoC). All last year semiconductor firms were shaking their heads at the health of system-on-chip designs, but the success of 90nm has seen a much more positive outlook. Experts sense a change in fortunes of SoC which they feel are alive...

  • Universities want design structure to aid research.  // Electronics Weekly;01/26/2005, Issue 2178, p1 

    The article reports that representatives from Great Britain's universities have said that research activities need a design infrastructure which offers affordable access to design tools and prototyping facilities. The influential group of academics from the universities of Manchester,...

  • co-existing system solutions. Rougier, Alain; Bagerman, Eef // Solid State Technology;Oct2007, Vol. 50 Issue 10, p36 

    The article discusses the system-in-package (SiP) and system-on-chip (SoC) systems solutions in electronics systems. According to the author, SiP and SoC approaches provides different advantages for different end-market applications. SiP allow for easy hetero-integration of analog and radio...

  • Verification Evolves Into Lean, Mean Bug-Stomping Machines. Maliniak, David // Electronic Design;9/11/2008, Vol. 56 Issue 18, p49 

    The article offers information on how verification methodologies for system-on-a-chip (SoC) devices are changing to adapt with the sheer size of modern designs. The most typical approach used by engineers is the directed tests to address process technologies that have moved down the curve toward...

  • ADC'S CONVERSION CHAINS TAG-TEAM TO BOOST THROUGHPUT.  // Electronic Design;2/3/2005, Vol. 53 Issue 3, p24 

    This article focuses on application specific integrated circuits(ASIC). An ASIC provides timing and control logic so each converter can operate from a single, edge-triggered, start-convert pulse. This lets the two ADCs run independently at 10 MHz each, with alternating blocks of data...

  • Altering The Soc-Design Flow. Wilson, Ron // EDN Europe;Aug2010, Vol. 57 Issue 8, p1 

    The article focuses on the changes which have come up in the SOC (System-On-Chip) design methods and shapes. Due to technical and business reasons SOC is available in new designs and shapes and also makes the use of the best practices. Many companies have adopted it including Open-Silicon which...

  • No money in structured Asics, says Toshiba. Manners, David // Electronics Weekly;6/1/2005, Issue 2196, p12 

    This article reports that Structured Applications Specific Integrated Circuits (ASICS) are not making any money, according to Toshiba Corp., while full-scale SoCs are costing a lot less than people think. However, the expected costs of full-scale SoC have not materialised. Rainer Kase, senior...

  • SPEED YOUR DESIGN Using Hardware- Assisted Verification. Maliniak, David // Electronic Design;12/8/2004, Vol. 52 Issue 27, p49 

    The article informs that Engineers have always relied on hardware to speed up simulation. But with 90-nm processes soon to go mainstream and system-on-a-chip gate counts closing in on 100 million, hardware-assisted verification is now a necessity. Certainly, those engineers trying to...

  • Embedding Technologies for SiP Manufacturing. Manessis, Dionysios; Ostmann, Andreas // Advanced Packaging;Jul2008, Vol. 17 Issue 5, p28 

    The article focuses on the technological concepts of the path of electronics evolution. These include, system-in-package (SIP), system-on-chip (SoC) and stacked chip packaging, which have drawn exploration roadmaps for higher system integration. Meanwhile, system requirements for signal...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics