Multicore Design for the Next-Generation "Kings of Cool"

Rickards, Ian
February 2008
Portable Design;Feb2008, Vol. 14 Issue 2, p16
The article focuses on the features of multicore processor design. According to the author, multicore design offers several important advantages for handhelds such as obtaining the very best power efficiency by using smaller central processing units (CPU) in a multiprocessing cluster. In connection, the multicore processors of ARM are discussed in the article, including ARM Cortex-A9 MP-Core and ARM11 MPCore. The power efficiency, power scalability, system and software designs of both multicore processors are also mentioned.


Related Articles

  • A star network approach in heterogeneous multiprocessors system on chip. Wang, Chao; Li, Xi; Zhang, Junneng; Zhou, Xuehai; Wang, Aili // Journal of Supercomputing;Dec2012, Vol. 62 Issue 3, p1404 

    Multiprocessor System on Chip (MPSoC) platform plays a vital role in parallel processor architecture design. However, with the growing number of processors, interconnect on chip is becoming one of the major bottlenecks of MPSoC architecture. In this paper, we propose a star network based on peer...

  • No free lunch in multiprocessing. Alderman, Ray // Electronic Design;07/20/98, Vol. 46 Issue 17, p94 

    Focuses on the benefits of multiprocessor architecture. Applications in the embedded and commercial markets; Three classes of multiprocessing architecture; Software complexity of several systems.

  • Session Summary: Multiprocessor Issues, part 1.  // Ada User Journal;Jun2013, Vol. 34 Issue 2, p109 

    The article presents a summary session regarding multiprocessors and dispatching domains. The session focuses on several areas including dispatching domain definition, domain scheduling policies, and dynamic dispatching domains. It mentions the two mechanisms that causes the flexibility of...

  • An Exploration of Instruction Fetch Requirement in Out-of-Order Superscalar Processors. Michaud, Pierre; Seznec, André; Jourdan, Stéphan // International Journal of Parallel Programming;Feb2001, Vol. 29 Issue 1, p35 

    The performance of superscalar processors depends on many parameters with correlated effects. This paper explores the relations between some of these parameters, and more particularly, the requirement in instruction fetch bandwidth. We introduce new enhancements to increase the bandwidth of...

  • A Methodological Construction of an Efficient Sequentially Consistent Distributed Shared Memory1. Cholvi, Vicent; Fernández, Antonio; Jiménez, Ernesto; Manzano, Pilar; Raynal, Michel // Computer Journal;Nov2010, Vol. 53 Issue 9, p1523 

    The paper proposes a simple protocol that ensures sequential consistency. The protocol assumes that the shared memory abstraction is supported by the local memories of nodes that can communicate only by exchanging messages through reliable channels. Unlike other sequential consistency protocols,...

  • Approximate Queuing Models for Multiprogramming Computer Systems. Avi-Itzhak, B.; Heyman, D. P. // Operations Research;Nov/Dec73, Vol. 21 Issue 6, p1212 

    In a multiprogramming computer system several jobs may be handled simultaneously by utilizing the central processing unit in processing one job while other jobs are being served by the peripheral devices. Our analysis of such a computer system proceeds in the following way. First we view the...

  • Improvised Round Robin (CPU) Scheduling Algorithm. Sirohi, Abhishek; Pratap, Aseem; Aggarwal, Mayank // International Journal of Computer Applications;Aug2014, Vol. 99, p40 

    CPU is a primary computer resource. So, its scheduling is central to operating system design. To improve both utilization and the speed of CPU we need to keep several processes in memory at a time that means we use the sharing and multiprogramming concepts. CPU scheduling determines which...

  • Solve Portable Design Problems Using Convenient Concurrency. Martin, Grant; Leibson, Steve // Portable Design;Feb2008, Vol. 14 Issue 2, p22 

    The article focuses on the advantages of symmetric mulitprocessing (SMP) multicore in solving portable design problems. According to the authors, big semiconductor and server vendors offer SMP processors, with each core supporting multiple threads. Single application, multiple data (SAMD) model...

  • A Scheduling Algorithm for Asymmetric Processor Architecture.  // International Journal of Computer Applications;Dec2010, Vol. 11, p44 

    The article presents a study that determines the performance of scheduling algorithm for heterogeneous multiprocessors and asymmetric processor architecture. The study develops optimization function to allocate the processes to the processors that reduces the overall execution time of the...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics