Applying an Integrated Approach to Mixed-Signal SoC Verification

Chow, Karen
January 2008
Portable Design;Jan2008, Vol. 14 Issue 1, p24
The article discusses the significance of implementing an integrated verification to a mixed-signal system. Mixed-signal systems-on chip (SoCs) increasingly involve more digital processing functions isolated into multiple power domains, several analog-digital interconnections and operating frequencies always closer to pure radio frequency (RF). Genuine full-chip verification of complex chips needs careful planning and organization, as well as flexible simulation technologies. Moreover, using extraction-to-simulation integration enables full-chip post-layout analysis for mixed signal designs, speeding up design closure. This kind of technology also enables designers to meet schedule and minimize time to work on silicon.


Related Articles

  • ASIC Player Turned EDA Company Re-Routes Routing. Deffree, Suzanne // Electronic News;5/16/2005, Vol. 51 Issue 20, pN.PAG 

    Reports that physical design tool company Silicon Design Systems Inc. is relying on its old application specific integrated circuits history to produce its first product. Description of the K-route electronic differential analyzer product; Observation on the interconnect synthesis tools...

  • RF: Will it ever be plug-in IP? Wilson, Ron // EDN Europe;Jul2008, Vol. 53 Issue 7, p39 

    The article focuses on the challenge in integrating the small-signal radio frequency (RF) circuits of various radios into the System on Chip (SoC), and the advantage of using silicon intellectual property ( IP). It relates that IP reuse is absolutely necessary to meet schedules and maintain...

  • SOC Success Lies in Improved Modeling. Carpenter, Callan // Electronic News;10/23/2000, Vol. 46 Issue 43, p60 

    Focuses on the significance of the improved modeling approach to the success of the system-on-a-chip (SOC) technology. Several electronic tools for SOC design-creation and verification; Discussion on the use of dynamic and static characterization data; Factors which contributed to the success...

  • Architectural Issues for Power Gating. Keating, Michael; Flynn, David; Aitken, Robert; Gibbons, Alan; Shi, Kaijian // Portable Design;Feb2008, Vol. 14 Issue 2, p38 

    The article focuses on the architectural issues concerning the implementation of power-gating designs. An overview of the concept of power gating is presented, including partitioning, multiple power-gated domains and hierarchy. Several designs of a processor-based system-on-a-chip (SOC) of the...

  • Ten years and counting. Donovan, John // Portable Design;Nov2005, Vol. 11 Issue 11, p2 

    The article mentions some of the major developments in portable electronic design during the decade since 1995. Cell phones and portable media players have become major development platforms themselves. In 2005 alone, six to seven million embedded processors were produced. Chips have become...

  • Socket-adapter Systems: A Practical Test Alternative. Goodman, Glenn // Advanced Packaging;Aug/Sep2006, Vol. 15 Issue 7, p28 

    The article provides information on the significance of an innovative socket-adapter systems for the electronic industry. It offers several advantages in a miniaturized circuitry application as compared to the traditional clamshell test sockets. Such system has been designed to offer design...

  • Power Controller.  // Power Electronics Technology;Jun2006, Vol. 32 Issue 6, p62 

    The article introduces Integrated Digital Control2000 SoC platform, manufactured by Systel Development and Industries. This platform is a combination of analog and digital processor. The platform has power-control functions and line communication. It is design to reduce component power, and it...

  • EDA ROUNDUP.  // Electronic Design;6/21/2004, Vol. 52 Issue 14, p36 

    This article presents news related to electronic industry. A SystemVerilog implementation working group will drive the phased implementation and multivendor interoperability of SystemVerilog's design and assertion constructs. EDA vendors in the newly formed group include Cadence Design Systems....

  • General Design for Test Guidelines for RF IC. Qi Fan // Journal of Electronic Testing;Feb2010, Vol. 26 Issue 1, p7 

    While the cost of silicon drops over years, the IC test cost basically stays flat. Hence, the percentage of the test cost in the overall chip cost increases significantly. For the total test cost, the RF test cost is a major contributor due to its tester requirement as well as the complexity of...


Read the Article

Courtesy of

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics