TITLE

Analysis and Optimisation of Hierarchically Scheduled Multiprocessor Embedded Systems

AUTHOR(S)
Pop, Traian; Pop, Paul; Eles, Petru; Peng, Zebo
PUB. DATE
February 2008
SOURCE
International Journal of Parallel Programming;Feb2008, Vol. 36 Issue 1, p37
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
We present an approach to the analysis and optimisation of heterogeneous multiprocessor embedded systems. The systems are heterogeneous not only in terms of hardware components, but also in terms of communication protocols and scheduling policies. When several scheduling policies share a resource, they are organised in a hierarchy. In this paper, we first develop a holistic scheduling and schedulability analysis that determines the timing properties of a hierarchically scheduled system. Second, we address design problems that are characteristic to such hierarchically scheduled systems: assignment of scheduling policies to tasks, mapping of tasks to hardware components, and the scheduling of the activities. We also present several algorithms for solving these problems. Our heuristics are able to find schedulable implementations under limited resources, achieving an efficient utilisation of the system. The developed algorithms are evaluated using extensive experiments and a real-life example.
ACCESSION #
28526765

 

Related Articles

  • Architectural Exploration of Heterogeneous Multiprocessor Systems for JPEG. Seng Lin Shee; Erdos, Andrea; Parameswaran, Sri // International Journal of Parallel Programming;Feb2008, Vol. 36 Issue 1, p140 

    Multicore processors have been utilized in embedded systems and general computing applications for some time. However, these multicore chips execute multiple applications concurrently, with each core carrying out a particular task in the system. Such systems can be found in gaming, automotive...

  • Guest Editorial. Paar, Christof; Quisquater, Jean-Jacques; Sunar, Berk // Journal of Cryptology;Spring2011, Vol. 24 Issue 2, p245 

    No abstract available.

  • NEW PRODUCTS.  // Electronic Design;7/19/2004, Vol. 52 Issue 16, p0 

    Features various products for computer systems as of July 19, 2004. Components of the MV86VOx mobile media processor from Fujitsu Microelectronics America Inc.; Capacity of the Embedded Development Kit for field programmable arrays from Xilinx Inc.; Availability of the SIO4-104 family of boards...

  • Get ready for channel-based links in I/O subsystems. Child, Jeff // Electronic Design;05/03/99, Vol. 47 Issue 9, p65 

    Introduces the channel-based, switch-fabric input/output-subsystem that could infiltrate desktop computers and embedded computer designs. Shift in computer input-output subsystem architecture; Redefinition of the architectures of high-end computer servers; Impact of Next-Generation input/output...

  • QoS-supported On-chip Communication for Multi-processors. Al Faruque, Mohammad Abdullah; Henkel, J�rg // International Journal of Parallel Programming;Feb2008, Vol. 36 Issue 1, p114 

    We present a Quality of Service (QoS)-supported on-chip communication that increases the shared communication resources for multi-processor systems on chip. Time-critical embedded systems require tight guaranteed services in terms of throughput, latency etc. in order to comply to hard real-time...

  • Scalability and Parallel Execution of Warp Processing: Dynamic Hardware/Software Partitioning. Lysecky, Roman // International Journal of Parallel Programming;Oct2008, Vol. 36 Issue 5, p478 

    Warp processors are a novel architecture capable of autonomously optimizing an executing application by dynamically re-implementing critical kernels within the software as custom hardware circuits in an on-chip FPGA. Previous research on warp processing focused on low-power embedded systems,...

  • Editorial. Fummi, Franco; Harris, Ian // International Journal of Parallel Programming;Dec2005, Vol. 33 Issue 6, p583 

    The article focuses on the testing of embedded systems. It explores both hardware and software verification, as well as simulation-based validation and formal verification techniques. It presents a survey on all dynamic and static verification methodologies for embedded systems. The survey...

  • Design of a Programmable Architecture for Cellular Automata Based Image Processing for Smart Camera Chips. Reichenbach, Marc; Seidler, Ralf; Fey, Dietmar; Pfundt, Benjamin // Annual International Conference on Advances in Distributed & Par;Nov2010, pR58 

    This paper presents a new fully programmable SIMD architecture for image processing using cellular automata (CA). The main benefit is a high processing speed coupled with low power consumption and small chip sizes. In many industrial applications, image processing is mostly carried out by...

  • Putting the case for a unified, system-level design platform. Fritz, David // Electronics Weekly;1/14/2004, Issue 2129, p18 

    Platform-based design has become the optimal way to design system-on-chip devices for portable and consumer embedded systems with short design cycles. It allows designers to focus on creating differentiating features by providing up to 90 percent of hardware and software requirements in an...

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics