System-Platforms-Based SystemC TLM Design of Image Processing Chains for Embedded Applications

Cheema, Muhammad Omer; Lacassagne, Lionel; Hammami, Omar
January 2007
EURASIP Journal on Embedded Systems;2007 Special Issue 5, p1
Academic Journal
Intelligent vehicle design is a complex task which requires multidomains modeling and abstraction. Transaction-level modeling (TLM) and component-based software development approaches accelerate the process of an embedded system design and simulation and hence improve the overall productivity. On the other hand, system-level design languages facilitate the fast hardware synthesis at behavioral level of abstraction. In this paper, we introduce an approach for hardware/software codesign of image processing applications targeted towards intelligent vehicle that uses platform-based SystemC TLM and component-based software design approaches along with HW synthesis using SystemC to accelerate system design and verification process. Our experiments show the effectiveness of our methodology.


Related Articles

  • CONTENDING WITH NEW STANDARDS. Wong, William // Electronic Design;7/5/2004, Vol. 52 Issue 15, p46 

    Advanced Mezzanine Card (AMC) is a new standard initially targeted at the communications arena, versus the switched mezzanine card (XMC) standard that's designed to bring switch serial interconnects to extend PCI mezzanine card designs. AMC handles the same kind of serial fabrics as XMC. It...

  • ACCELERATE YOUR PERFORMANCE. Crarolla, Robert // EDN;11/11/2004 Supplement1, Vol. 49, p50 

    This article provides an overview of the options and development tools used for implementing custom hardware accelerations as well as the project effort for these tools. Custom hardware acceleration is an increasingly viable method for implementing parallel processing that balances performance,...

  • Study on the Technology of Digital Image Processing. Wenhui Li // Applied Mechanics & Materials;2014, Vol. 687-691, p3555 

    The paper aims to study a design and technique of the image processing based on the architecture of embedded system. Aimed at the own characteristic of embedded system, designing a platform been endowed with more operating functions of embedded image processing with versatility. The author...

  • EDA's Next Step: System-Level Design Automation. Schirrmeister, Frank // Electronic Design;11/4/2010, Vol. 58 Issue 15, p20 

    The article explores the major transitions that electronic design undergoes. The focus of improvements in the design technology shifts from hardware to combinations of hardware and software. Designers increase the levels of abstraction at which the design entry happens due to increased chip...

  • An Automated Test Method for Robot Platform and Its Components. Jae-Hee Lim; Suk-Hoon Song; Jung-Rye Son; Tae-Yong Kuc; Hong-Seong Park; Hong-Seok Kim // International Journal of Software Engineering & Its Applications;Jul2010, Vol. 4 Issue 3, p9 

    This paper presents a hierarchical test model and automated test framework for robot software components of RTC(Robot Technology Component) combined with hardware module. The hierarchical test model consists of three levels of testing based on V-model : unit test, integration test, and system...

  • Editorial. Fummi, Franco; Harris, Ian // International Journal of Parallel Programming;Dec2005, Vol. 33 Issue 6, p583 

    The article focuses on the testing of embedded systems. It explores both hardware and software verification, as well as simulation-based validation and formal verification techniques. It presents a survey on all dynamic and static verification methodologies for embedded systems. The survey...

  • All together... Now?  // EDN Europe;Apr2014, Issue 4, p5 

    The author discusses aspects of hardware and software development for designing embedded systems in microprocessors. He explains that the parallel flows for software and hardware can converge simultaneously during completion. The author believes that developers are pushing to offer products with...

  • Algorithmic aspects of area-efficient hardware/software partitioning. Jigang, Wu; Srikanthan, Thambipillai // Journal of Supercomputing;Dec2006, Vol. 38 Issue 3, p223 

    Area efficiency is one of the major considerations in constraint aware hardware/software partitioning process. This paper focuses on the algorithmic aspects for hardware/software partitioning with the objective of minimizing area utilization under the constraints of execution time and power...

  • Enabling CONNECTIVITY. HALL, MIKE // Electronics World;May2011, Vol. 117 Issue 1901, p36 

    The article presents the views of Mike Hall of Microsoft Corp. on the latest trends in hardware, software and new technologies which affect the embedded device developer. As per Hall, since the 1980s, access to computing technology has become easy due to personal computers (PCs). He tells that...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics