ASE to leverage SUSS MicroTec's litho equipment in wafer level packaging ops

Mutschler, Ann Steffora
November 2007
Electronic News;11/26/2007, Vol. 53 Issue 48, p24
Trade Publication
The article reveals the plan of ASE Group to use lithography production equipment from SUSS MicroTec in its move towards more sophisticated semiconductor applications. The equipment is to be installed at ASE's wafer level packaging and redistribution process facility in Kaohsiung, Taiwan. The companies reminded that wafer level packaging is an advanced packaging technology whereby the die and package are manufactured and tested on the wafer, then diced into individually packaged integrated circuits.


Related Articles

  • Suss Unveils Advanced Packaging Litho Tech.  // Electronic News;6/23/2003, Vol. 49 Issue 25, pN.PAG 

    Introduces a line of full-field lithography products from Suss MicroTec. Applications of the technologies; Cost benefits of SupraYield; Features of the products.

  • Wafer Bonder.  // Advanced Packaging;May/Jun2006, Vol. 15 Issue 5, p48 

    The article evaluates Suss MicroTec AG's Elan wafer bonder and offers information on high-accuracy post-bond alignment, bonding process and wafer stack thicknesses.

  • Wafer bonder platform for R&D.  // Solid State Technology;Jun2006, Vol. 49 Issue 6, p92 

    The article evaluates the Elan wafer bonder platform for research and development, manufactured by S�ss MicroTec GmbH.

  • Evolving IC technology influences impedance measurements. Nelson, Rick // Test & Measurement World;Nov2007, Vol. 27 Issue 10, p23 

    The article offers information about the Webcast "The A B C-V's of Accurate Impedance Measurements on Wafer" sponsored by Suss MicroTec Test Systems GmbH. Andrej Rumiantsev, applications group manager at Suss, explains how technology trends affect the performance of impedance measurement...

  • Wafer Test Products.  // EE: Evaluation Engineering;Sep2003, Vol. 42 Issue 9, p32 

    Features several semiconductor wafer test products. Checkmate Series from Signatone; Model S300 Probe Station from Cascade Microtech; EG5|300 ARGOS Wafer Prober from Electroglas; Micron Froce Instruments from SUSS MicroTec.

  • SUSS MicroTec Launches Test Solution for 3-D Integration.  // Electronic Device Failure Analysis;Feb2010, Vol. 12 Issue 1, p45 

    The article reports on the release of the probe station PA300PS 3-dimensional geared for 300 mm electrical probing of 3-dimensional stacked structures developed by SUSS MicroTec AG in Munich and Garching, Germany. Wilfried Bair, vice president of business development at SUSS MicroTec, said that...

  • Attendees choose 'best-in-show' products.  // Solid State Technology;Sep2006, Vol. 49 Issue 9, p60 

    The article announces the best products winners in wafer processing and final manufacturing, as voted by the SEMICON West attendees in the July 2006 tradeshow held in San Francisco. The winners include Aviza Technology Inc. for their Celsior single-wafer ALD system, Accretech USA Inc. on their...

  • Fewer steps, more flexibility for lead-free wafer bumps. J.R.L. // Solid State Technology;Dec2004, Vol. 47 Issue 12, p18 

    Reports that IBM Corp. and Suss MicroTec AG are collaborating in 2004 to commercialize a relatively simple technique for depositing solder balls and metal contacts across large-diameter wafers using IBM's next-generation wafer bump technology calls C4NP. Part of efforts to evolve requirements...

  • Industry NEWS.  // Circuits Assembly;Jul2006, Vol. 17 Issue 7, p14 

    The article offers news briefs on the electronic industries as of July 2006. Süss MicroTec has successfully completed initial reliability testing with IBM for 300 mm Pb-free C4NP solder bumped wafers. A new guide to intellectual property rights written by the U.S. Department of Commerce is...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics