TITLE

Synopsys, Nikon: Software + scanner data = "manufacturing-aware" DFM

PUB. DATE
November 2007
SOURCE
Microlithography World;Nov2007, Vol. 16 Issue 4, p17
SOURCE TYPE
Trade Publication
DOC. TYPE
Article
ABSTRACT
No abstract available.
ACCESSION #
27569980

 

Related Articles

  • Synopsys, Nikon Collaborate for 45nm. Taylor, Colleen // Electronic News;9/25/2006, Vol. 52 Issue 39, p51 

    The article focuses on the collaboration of Synopsys Inc. with Nikon Corp. on the development and delivery of advanced lithography software models and DFM-enabled lithography manufacturing solutions for 45nm and below. According to the companies, at 45nm and below, critical dimension control...

  • SPIE REPORT Immersion lithography targets 'hyper NA' and high 300mm throughput.  // Solid State Technology;May2005, Vol. 48 Issue 5, p4 

    The article focuses on immersion lithography and scanners. With no developments identified yet in immersion lithography, rival scanner makers Canon Inc. and Nikon Inc. are accelerating efforts to take 193nm wet exposure tools to the next level, quickly pushing numerical aperture lenses to their...

  • Nikon Adds Polarization Illumination to Litho.  // Electronic News;12/6/2004, Vol. 50 Issue 49, pN.PAG 

    Reports on the addition of a polarization technology called Polano in lithography tools manufactured by Nikon Corp. in December 2004. Improvement of the resolution limit through the Polano-NSR-S308F combination; Optimization of performance with ultra-high NA lenses; Other features of the...

  • New EDA tool simplifies ASIC test benches. Lipman, Jim; Granville, Fran // EDN;9/28/95, Vol. 40 Issue 20, p18 

    Reports that Synopsys has introduced TestBench Manager, an option to the company's VHDL System Simulator (VSS). Capability of extracting block-level VHDL test benches from a system- or chip-level simulation, allowing block-level regression tests from full, system-level simulations.

  • EDA tool simplifies chip DFT. Lipman, Jim; Granville, Fran // EDN;12/7/96, Vol. 40 Issue 25, p19 

    Focuses on Synopsys' Test Compiler 3.4a computer software. Scan insertion and reoptimization features; Ability to create automatic-test-pattern generation and fault-simulation vectors; Price; Contact information.

  • SYNOPSIS UNVEILS PRODUCTION-READY LYNX DESIGN SYSTEM.  // CAD/CAM Update;Feb2011, Vol. 23 Issue 2, p6 

    The article previews the Lynx Design System from Synopsys Inc.

  • Synopsys adds design-for-test tools.  // Electronic News;10/11/93, Vol. 39 Issue 1984, p14 

    Reports on Synopsys Inc.'s backplane for test automation software, Test Manager and fault simulator, TestSim. Test Manager to be included to Test Compiler test synthesis package without charge; Prices; Capabilities.

  • HDL-based design tools move up to the source level. Maliniak, Lisa // Electronic Design;2/20/95, Vol. 43 Issue 4, p151 

    Reports on Synopsys Inc.'s creation of a new family of source-level tools for Verilog and VHDL. DesignSource for full source capture; HDL Advisor for direct source capture; Features of each product; Capabilities.

  • Behavioral synthesis creates ICs from algorithmic descriptions.  // Electronic Design;5/30/94, Vol. 42 Issue 11, p60 

    Presents information on Synopsys Inc.'s Behavioral Compiler computer software. Features; Applications; Product support; Pricing; Contact information.

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics