TITLE

High-Performance, Low-Power, Low- Cost Off-Chip DRAM: Can I Use it in My Portable Design?

AUTHOR(S)
Greenberg, Marc
PUB. DATE
September 2007
SOURCE
Portable Design;Sep2007, Vol. 13 Issue 9, p16
SOURCE TYPE
Periodical
DOC. TYPE
Article
ABSTRACT
This article will discuss some of the new and emerging devices and memory system architectures that can be applied to idealized portable devices and how dynamic random access memory (DRAM) can be efficiently incorporated into these system designs. The article also addresses design for power savings and the future of low-power DRAM. In contrast to non-portable designs, a large number of different portable devices use DRAM; these systems tend to have powerful central processing units that require more memory than what is economically feasible in embedded memory.
ACCESSION #
27102172

 

Related Articles

  • Energy-aware assignment and scheduling for hybrid main memory in embedded systems. Wang, Guohui; Guan, Yong; Wang, Yi; Shao, Zili // Computing;Mar2016, Vol. 98 Issue 3, p279 

    In embedded systems, especially battery-driven mobile devices, energy is one of the most critical performance metrics. Due to its high density and low standby power, phase change memory (PCM), an emerging non-volatile memory device, is becoming a promising dynamic random access memory (DRAM)...

  • Optimize memory-system design for multimedia applications. Lutzenheiser, David; Hussain, Agha // EDN Europe;Oct2008, Vol. 55 Issue 10, p44 

    The article focuses on the effectiveness of Dynamic random access memory (DRAM) as an important and the highest performance target in any system. The efficiency of DRAM has become a challenge for video-processing-SoC (System-on-Chip) designers. As SoCs have integrated more functions on a single...

  • DRAM technology for SOC designers and--maybe--their customers. WINGARD, DREW E. // EDN;8/6/2009, Vol. 54 Issue 15, p34 

    The article looks at the use of dynamic random-access memories (DRAM) technology in designing system-on-chip (SOC) electronic consumer devices. SOC rely on external memories such as DRAM to provide high-bandwidth data storage. Performance and cost depend on efficient communications between SOC...

  • Designing A Multi-Gbps Memory Interface Requires Scrutiny.  // Electronic Design;12/13/2007, Vol. 55 Issue 28, p43 

    The article discusses the impedance matching and degradation challenges resulted from transmission-line discontinuities in multi-gigabit-per-second (multi-Gbps) interface design. It explores the effectiveness of applying FlexPhase circuit techniques and differential signaling used by XDR memory...

  • Crucial Goes Ballistix.  // Micro Mart;Sep2014 Special, Issue 1330, p56 

    The article offers information on the Ballistix Sport DDR4 memory and DD4 desktop memory from the memory and flash storage manufacturer Crucial.

  • Exploration on Affecting Performance Results of Nios II. Peng Xiao-hong; Ma Meng-ya; Hou Li-gang; Wang Jin-hui; Wu Wu-chen // International Proceedings of Computer Science & Information Tech;2012, Vol. 51, p799 

    This paper introduces Nios II and Dhrystone 2.1 benchmark. Since DhrystoneV2.1 Benchmark is widely used by various embedded processor vendors, this paper adopts Dhrystone 2.1 benchmark to evaluate performance of Nios II processor in different architectures and conditions. The first condition is...

  • RAMBUS AND KINGSTON CO-DEVELOP THREADED MODULE PROTOTYPE FOR MULTI-CORE COMPUTING.  // Electronics World;Nov2009, Vol. 115 Issue 1883, p7 

    The article focuses on the collaboration of Rambus Inc. and Kingston Technology Corp. for the development of threaded module prototype through DDR3 dynamic random access memory (DRAM) technology. It discloses that the collaboration was brought by the growing demand for DRAM for desktops,...

  • Exploration of Sub-VT and Near-VT 2T Gain-Cell Memories for Ultra-Low Power Applications under Technology Scaling. Meinerzhagen, Pascal; Teman, Adam; Giterman, Robert; Burg, Andreas; Fish, Alexander // Journal of Low Power Electronics & Applications;Jun2013, Vol. 3 Issue 2, p54 

    Ultra-low power applications often require several kb of embedded memory and are typically operated at the lowest possible operating voltage (VDD) to minimize both dynamic and static power consumption. Embedded memories can easily dominate the overall silicon area of these systems, and their...

  • Optimal Use of Hsiao Codes to the Cache Level of a Memory Hierarchy. Novac, Ovidiu; Novac, Mihaela; Vladu, Ecaterina; Vari-Kakas, Stefan // Journal of Computer Science & Control Systems;2010, Vol. 3 Issue 1, p151 

    The Hsiao code is an optimal SEC-DED code, for single error correction and double-error detection. Hsiao code and Hamming code are able to correct single-bit errors and detect double-bit errors in a codeword. Also the HSIAO code is an odd-weight-column SEC-DED code. In this paper we will apply a...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics