Synthesise, place, and then route to solve chip-layout problems

December 1999
EDN Europe;Dec99, Vol. 44 Issue 12, p12
Trade Publication
Reports on the introduction of Physical Synthesis, a chip-design tool from Synopsis. Features; Applications; Compiler tool launched by Synopsis at the IP99 conference; Contact information.


Related Articles

  • Synopsys highlights demand for SystemC with simulation tool.  // Electronics Weekly;2/13/2002, Issue 2039, p8 

    Reports on the CoCentric System Studio simulation software developed by Synopsys company for microchip designers that use the System C language. Information on the interfaces of the software ; Popularity of the SystemC language; Suggested retail price of the simulator.

  • Design Software. Steffora, Ann // Electronic News;05/17/99, Vol. 45 Issue 20, p21 

    Presents news briefs related to companies that developed computer software for integrated circuit design. Information on the TetraMAX automatic test generation tool from Synopsys Inc.; Investment received by Magma Design Automation from Intel Corp.; Introduction of HDL Editor software by Aldec Inc.

  • EDA tool release to include design automation language.  // Electronics Weekly;3/7/2007, Issue 2278, p5 

    The article reports that electronic design automation tool vendor Synopsys Inc. is launching three tools to improve the automation of verifying chip designs. The three tools are, verification methodology manual (VMM) Planner, VMM Applications, and VMM Automation. VMM includes a machine...

  • Design Software. Steffora, Ann // Electronic News;04/05/99, Vol. 45 Issue 14, p34 

    Presents news briefs related to software for integrated circuit design as of April 1999. Release of the Affirma model packager from Cadence Design Systems Inc.; PacifIC static noise analyzer for digital integrated circuits (IC) from CADMOS Design Technology Inc.; CoverMeter 3.0 Verilog code...

  • Synopsys Sets Pilot Design Environment to Flight. Mutschler, Ann Steffora // Electronic News;3/6/2006, Vol. 52 Issue 10, p18 

    The article provides information on the RTL-to-GDSII design system developed by Mountain View, California-based electronic design automation company Synopsys Inc. in 2006. The Pilot Design Environment was developed by the company's professional services group using its Galaxy and Discovery...

  • An integrated EDA-tools flow improves designers' productivity. Howard, Andy // EDN;5/30/2002, Vol. 47 Issue 12, p65 

    Discusses the use of electronic design software in designing integrated circuits. Templates used to speed the simulation set-up; Simulation of a single-transistor and emitter-coupled pair; Investigation on the direct current transfer and the switching delay speed. INSET: HOW A PRESCALER WORKS.

  • The 800-lb Gorilla Enters The DFM Room. Maliniak, David // Electronic Design;8/3/2006, Vol. 54 Issue 17, p30 

    The article introduces three integrated-circuit design software developed by Synopsys Inc. Bringing the manufacturing awareness of the design loop, these newly-upgraded tools enable the customers to better control timing margins and produce more robust design. Star-RCXT VX delivers both corner-...

  • Synopsys updates IC place-&-route flagship, with IC Compiler II.  // EDN Europe;Apr2014, Issue 4, p9 

    The article offers brief information on the IC Compiler II place-and-route tool for complex signoff correlation (SoC) designs in silicon processes from Synopsys Inc.

  • Painless code. Rouy, Olivier // Appliance Manufacturer;Nov95, Vol. 43 Issue 11, p47 

    Features the REALIZER application development tool for microcontrollers. Application principle; Realization; Graphical description; Analysis/code generation; Simulation and validation.


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics