TITLE

Processor cores use clockless interconnect for multimedia

PUB. DATE
July 2006
SOURCE
Electronics Weekly;7/5/2006, Issue 2248, p4
SOURCE TYPE
Trade Publication
DOC. TYPE
Article
ABSTRACT
The article reports that the company Silistix which developed an asynchronous, self-timed technique for interconnecting processor cores, is working with a U.S. processor firm on a chip to demonstrate the technology. David Fritz, chief executive officer (CEO) at Silistix says the design on the 65nm complementary metal-oxide-semiconductor (CMOS) process will demonstrate the viability and scalability of self-timed interconnect for performance- and power-critical System on a Chip (SoC) design.
ACCESSION #
25926018

 

Related Articles

  • A Three-Dimensional DRAM Using Floating Body Capacitance Cells in an FD-SOI Process. Xuelian LIU; ZIA, Aamir // Radioengineering;Dec2013, Vol. 22 Issue 4, p975 

    This paper describes a three-dimensional DRAM in which the floating body capacitance (FBC) of a fully depleted SO1 (FD-SOI) device is used as a storage node. This 1T DRAM lends itself particularly well to a 3D wafer-to-wafer bonding process because of the absence of deep etched and filled trench...

  • TEST BUS ASSIGNMENT OF SYSTEM ON CHIP BY USING CULTURAL PARTICLE SWARM OPTIMIZATION. ZHONGLIANG PAN; LING CHEN // Journal of Theoretical & Applied Information Technology;01/28/2013, Vol. 48 Issue 3, p1883 

    The system on chip (SoC) must be tested in order to insure the correctness of functions. The test of SoC involves the test of cores and the test of interconnects among cores. The test set of cores must be transported to the inputs of cores through the test access architecture in SoC. Therefore,...

  • Acoustic System-on-chips Aim to Revolutionize Sound. Gabriel, Kaigham J. // Advanced Packaging;Aug2003, Vol. 12 Issue 8, p27 

    Discusses the potential of complementary metal-oxide semiconductor microelectromechanical systems (CMOS MEMS) technology in revolutionizing communications and electronics products. Overview of the technology; Capabilities; Cost and performance advantages.

  • NEW MODIFIED ELMORE DELAY MODEL FOR RESISTANCE-CAPACITANCE-CONDUCTANCE (RCG) INTERCONNECT NETWORK SCHEME. UMA, R.; KRISHNAPPRIYA, I.; DHAVACHELVAN, P. // Journal of Theoretical & Applied Information Technology;8/31/2013, Vol. 54 Issue 3, p361 

    This study presents a simple close-form delay estimate, based on first and second order moments that handle arbitrary voltages and conductance effects for a lumped and distributed line. This model introduces a simple tractable delay formula by incorporating conductance (G) into RC network by...

  • CMOS Delay and Power Model Equations for Simultaneous Transistor and Interconnect Wire Analysis and Optimization. Lee, Sangho; Greeneich, Edwin W. // VLSI Design;Nov2002, Vol. 15 Issue 3, p619 

    Efficient, generalized delay and power equations are proposed for large scale CMOS circuit analysis and optimization achieved by transistor and interconnect wire minimization. The proposed model equations are used to analyze the entire power-delay trade-off with less complexity and faster...

  • CMOS detectors enable optical interconnects. Schaub, Jeremy D. // Laser Focus World;Aug2004, Vol. 40 Issue 8, p109 

    Focuses on the application of complementary metal oxide semiconductors (CMOS) in optical interconnects. Advantages of using CMOS in optical communication links; Possibility of developing efficient detectors using silicon-compatible CMOS process.

  • Practicality of compensating the loss in the plasmonic waveguides using semiconductor gain medium. Khurgin, Jacob B.; Sun, Greg // Applied Physics Letters;1/2/2012, Vol. 100 Issue 1, p011105 

    We consider the issue of compensating the loss in plasmonic waveguides with semiconductor gain material and show that, independent of specific geometry, full loss compensation in plasmonic waveguides with significantly sub-wavelength light confinement (less than λ/4n) requires current density...

  • Applied Materials, IMEC To Research Nanometer Interconnect Processing Technology.  // Advanced Packaging;Mar2006, Vol. 15 Issue 3, p8 

    The article reports that Applied Materials and IMEC, an independent nanoelectronics and nanotechnology center in Europe, plan to jointly develop 32- and 22-nm copper/low-k interconnect processing technologies which employ Applied Materials' systems. IMEC selected Applied Materials as an...

  • DFT PROPELS SOC IC TESTING. Levy, Andrew // Electronic Design;1/6/2003, Vol. 51 Issue 1, p137 

    Focuses on the effectiveness of the Design-for-Test (DFT) methodology on system on a chip (SoC). Development of the interconnect internal SoC circuitry; Identification of core test language; Usability of the DFT methodology.

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics