TITLE

Optimum Gate Ordering of CMOS Logic Gates Using Euler Path Approach: Some Insights and Explanations

AUTHOR(S)
Roy, Kuntal
PUB. DATE
March 2007
SOURCE
Journal of Computing & Information Technology;Mar2007, Vol. 15 Issue 1, p85
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
The paper addresses some insights into the Euler path approach to find out the optimum gate ordering of CMOS logic gates. Minimization of circuit layout area is one of the fundamental considerations in circuit layout synthesis. Euler path approach suggests that finding a common Euler path in both the NMOS and PMOS minimizes the logic gate layout area. In this article, the minimization of layout area has been placed as equivalent to minimization of the total number of odd vertices in NMOS and PMOS networks. It has been logically proved that a MOS network will always have an even number of odd vertices. Moreover, it intuitively explains how to organize the sequence of a NMOS network when deriving the corresponding PMOS network from it, so that the number of odd vertices is minimized. The algorithm to determine the total number of Euler paths is also presented in this article.
ACCESSION #
24896933

 

Related Articles

  • Design and Analysis of Area and Power Efficient 1-Bit Full Subtractor using 120nm Technology. Sharma, Pranshu; Sharma, Anjali; Singh, Richa // International Journal of Computer Applications;Feb2014, Vol. 88, p36 

    In this paper an area and power efficient 14T 1-bit Full Subtractor design has been presented by using GDI techniques. The proposed 1-bit Subtractor design consist of 7 NMOS and 7 PMOS. For difference output of 1-bit full Subtractor GDI XOR-XNOR module outputs has been used with GDI 2x1 MUX. A...

  • Good One-Shot Is Based On An LVDS Receiver. Morong, William H. // Electronic Design;12/15/2005, Vol. 53 Issue 28, p59 

    The article provides information on designing a monostable multivibrator based on a low-voltage differential-signaling (LVDS) receiver to perform a comparatively difficult comparator function. Making a good one-shot to run on 3.3 V is a difficult task. CMOS thresholds variation limits their...

  • Comparative Analysis of MGFETs and their Logic Implementations for Different Technology Nodes. YASEEN, I.; KANT, N. A.; KHANDAY, FAROOQ A.; SYCHALINOS, COSTAS P. // Journal of Active & Passive Electronic Devices;2014, Vol. 9 Issue 4, p307 

    Multi-Gate FET (MGFET) device technology is the most promising technology for extending Moore's Law all the way down to 5nm. Besides being fully compatible with CMOS in both bulk and SOI varieties, MGFET device technology offers excellent solution to the problems of tunnelling carriers through...

  • Peregrine develops optical transceiver for space and military applications. McHale, John // Military & Aerospace Electronics;Jan2006, Vol. 17 Issue 1, p1 

    The article reports that a prototype optical transceiver for harsh environments has been developed by Peregrine Semiconductor Corp. in San Diego, California. The optical transceiver will work with next-generation field programmable gate arrays at 2.5 gigabit per channel per second. A low-cost,...

  • High-κ gate dielectrics: Current status and materials properties considerations. Wilk, G. D.; Wallace, R. M.; Anthony, J. M. // Journal of Applied Physics;5/15/2001, Vol. 89 Issue 10, p5243 

    Many materials systems are currently under consideration as potential replacements for SiO[sub 2] as the gate dielectric material for sub-0.1 μm complementary metal-oxide-semiconductor (CMOS) technology. A systematic consideration of the required properties of gate dielectrics indicates that...

  • Applications of Evolutionary Algorithms in the Design Automation of Analog Integrated Circuits. Tlelo-Cuautle, E.; Guerra-Gómez, I.; Duarte-Villaseñor, M. A.; De la Fraga, Luis G.; Flores-Becerra, G.; Reyes-Salgado, G.; Reyes-García, C. A.; Rodríguez-Gómez, G. // Journal of Applied Sciences;2010, Vol. 10 Issue 17, p1859 

    During the last decade, evolutionary algorithms (EAs) have shown its usefulness for solving multi-objective optimization problems. In the field of analog Integrated Circuits (ICs), they provide a set of feasible solutions for the optimal synthesis and sizing of different kinds of linear and...

  • NEW MODIFIED ELMORE DELAY MODEL FOR RESISTANCE-CAPACITANCE-CONDUCTANCE (RCG) INTERCONNECT NETWORK SCHEME. UMA, R.; KRISHNAPPRIYA, I.; DHAVACHELVAN, P. // Journal of Theoretical & Applied Information Technology;8/31/2013, Vol. 54 Issue 3, p361 

    This study presents a simple close-form delay estimate, based on first and second order moments that handle arbitrary voltages and conductance effects for a lumped and distributed line. This model introduces a simple tractable delay formula by incorporating conductance (G) into RC network by...

  • A BIST Solution for Frequency Domain Characterization of Analog Circuits. Barragán, Manuel; Vázquez, Diego; Rueda, Adoración // Journal of Electronic Testing;Aug2010, Vol. 26 Issue 4, p429 

    This work presents an efficient implementation of a BIST solution for frequency characterization of analog systems. It allows a complete characterization in terms of magnitude and phase, including also harmonic distortion and offset measurements. Signal generation is performed using a modified...

  • Yield-improving test and routing circuits for a novel 3-D interconnect technology. Bschorr, M.; Pfleiderer, H.-J.; Benkart, P.; Kaiser, A.; Munding, A.; Kohn, E.; Heittmann, A.; H¨ubner, H.; Ramacher, U. // Advances in Radio Science;2006, Vol. 4, p225 

    This work presents a system to increase the yield of a novel 3-D chip integration technology. A built-in self-test and a routing system have been developed to identify and avoid faults on vertical connections between different stacked chips. The 3-D technology is based on stacking several active...

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics