3D graphics accelerator runs on automotive FPGAS

January 2007
Electronics Weekly;1/24/2007, Issue 2272, p30
Trade Publication
The article provides information on Xilinx Inc. It is stated that the company introduced its first 3D hardware accelerator intellectual property (IP) core, the log13D IP core, for its line of automotive FPGAs. The log13D IP core was developed with design house Xylon. Information on the target applications which are for customized displays for 3D navigation, reconfigurable clusters and automotive entertainment is provided.


Related Articles

  • IMAPS 2012: A review. Garrou, Phil // Solid State Technology;Nov2012, Vol. 55 Issue 9, p12 

    Information regarding the 45th Symposium on Microelectronics (IMAPS 2012) held in San Diego, California on September 9-13 is presented. Topics include the reliability of the 2.5D Virtex-7 H580T consisting of a transceiver chip and two field programmable gate array (FPGA) slices, stacking...

  • Xilinx Talks Up 10G Ethernet. Morrison, Gale // Electronic News;8/13/2001, Vol. 47 Issue 33, p14 

    Reports on the competition between Xilinx Inc. and Altera Corp. for customer share in the input/output (I/O) device market. Efforts of both companies to bring about a faster I/O device; Key features of Xilinx's suit of cores for its Virtex-II Field Programmable Gate Arrays.

  • Debugging FPGA designs may be HARDER THAN YOU EXPECT. SCHALICK, CHRIS // EDN;10/22/2009, Vol. 54 Issue 20, p23 

    The article discusses the tools and methods used for the successful design and debugging of field-programmable gate array (FPGA). It notes that modern FPGA designs are team-based and involves the use of third-party intellectual property (IP) cores and complex interactions between hardware and...

  • A Flexible System Level Design Methodology Targeting Run-Time Reconfigurable FPGAs. Berthelot, Florent; Nouvel, Fabienne; Houzet, Dominique // EURASIP Journal on Embedded Systems;2008 Special Issue 1, p1 

    Reconfigurable computing is certainly one of the most important emerging research topics on digital processing architectures over the last few years. The introduction of run-time reconfiguration (RTR) on FPGAs requires appropriate design flows and methodologies to fully exploit this new...

  • Hardware Module Placement for Dynamically Reconfigurable Architecture. Albouchi, Adnen; Ayadi, Ramzi; Ouni, Bouraoui; Mtibaa, Abdellatif // Computer Technology & Application;2011, Vol. 2 Issue 6, p558 

    Partial Reconfigurable FPGAs (Field Programmable Gate Array) allow tasks to be placed and removed dynamically at runtime. One of the challenging problems is the placement of modules on reconfigurable resources. Several modules placement techniques have been introduced in the literature to solve...

  • New NI Single-Board RIO Products Make RIO Even Smaller.  // Instrumentation Newsletter;2011 3rd Quarter, Vol. 23 Issue 3, p36 

    The article offers brief information on NI FlexRIO field programmable gate arrays (FPGA)-based custom instrumentation, and NI reconfigurable input/output (RIO) frame grabber with on-board image processing from National Instruments Corp.

  • Partitioning Methodology for Heterogeneous Reconfigurable Functional Units. Galanis, Michalis; Dimitroulakos, Gregory; Goutis, Costas // Journal of Supercomputing;Oct2006, Vol. 38 Issue 1, p17 

    A partitioning methodology between the reconfigurable hardware blocks of different granularity, which are embedded in a generic heterogeneous architecture, is presented. The fine-grain reconfigurable logic is realized by an FPGA unit, while the coarse-grain reconfigurable hardware by a...

  • Parameterized Hardware Design on Reconfigurable Computers: An Image Processing Case Study. Miaoqing Huang; Serres, Olivier; El-Ghazawi, Tarek; Newby, Gregory // International Journal of Reconfigurable Computing;2010, p1 

    Reconfigurable Computers (RCs) with hardware (FPGA) co-processors can achieve significant performance improvement compared with traditional microprocessor (μP)-based computers for many scientific applications. The potential amount of speedup depends on the intrinsic parallelism of the target...

  • Montgomery Modular Multiplication on Reconfigurable Hardware: Systolic versus Multiplexed Implementation. Perin, Guilherme; Mesquita, Daniel Gomes; Martins, João Baptista // International Journal of Reconfigurable Computing;2011, p1 

    This paper describes a comparison of two Montgomery modular multiplication architectures: a systolic and a multiplexed. Both implementations target FPGA devices. The modular multiplication is employed in modular exponentiation processes, which are the most important operations of some public-key...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics