TITLE

Reducing Off-Chip Memory Access via Stream-Conscious Tiling on Multimedia Applications

AUTHOR(S)

Zhang, Chunhui; Kurdahi, Fadi

PUB. DATE

February 2007

SOURCE

International Journal of Parallel Programming;Feb2007, Vol. 35 Issue 1, p63

SOURCE TYPE

Academic Journal

DOC. TYPE

Article

ABSTRACT

The iteration space of a loop nest is the set of all loop iterations bounded by the loop limits. Tiling the iteration space can effectively exploit the available parallelism, which is essential to multiprocessor compiling and pipelined architecture design. Another improvement brought by tiling is the better data locality that can dramatically reduce memory access and, consequently, the relevant memory access energy consumptions. However, previous studies on tiling were based on the data dependence, thus arrays without dependencies such as input arrays (data streams) were not considered. In this paper, we extend the tiling exploration to also accommodate those dependence-free arrays, and propose a stream-conscious tiling scheme for off-chip memory access optimization. We show that input arrays are as important, if not more, as the arrays with data dependencies when the focus is on memory access optimization instead of parallelism extraction. Our approach is verified on TI�s low power C55X DSP with popular multimedia applications, exhibiting off-chip memory access reduction by 67% on average over the traditional iteration space tiling.

ACCESSION #

24151843

 

Related Articles

• The Need for Fast Communication in Hardware-Based Speculative Chip Multiprocessors. Krishnan, Venkata; Torrellas, Josep // International Journal of Parallel Programming;Feb2001, Vol. 29 Issue 1, p3 

  Chip-multiprocessor (CMP) architectures are a promising design alternative to exploit the ever-increasing number of transistors that can be put on a die. To deliver high performance on applications that cannot be easily parallelized, CMPs can use additional support for speculatively executing...

• ZiiLabs launches H.264 chip.  // Electronics Weekly;1/14/2009, Issue 2366, p5 

  The article reports that fabless chip firm 3D-Labs has released a multimedia processor, and changed the company name to ZiiLabs. According to Tim Lewis, sales director at ZiiLabs, the firm's multi-processor architecture can decode H.264 Main Profile video at up to 720p, and display photos to...

• Next-generation Low Power Multiprocessor Systems-on-Chip. Zfalon, Roberto; Benini, Luca; Bertozzi, Davide // EDN Europe;May2005, Vol. 50 Issue 5, pXIII 

  The article reports on next-generation low power multiprocessor systems-on-chip (MPSoC). Designers must almost invariably trade the ever-increasing demand for performance against stringent power budgets, particularly for battery-operated devices. In modern processor core design, designers widely...

• A hybrid construction of a decision tree for multimedia contents. Nasridinov, Aziz; Ihm, Sun-Young; Park, Young-Ho // Multimedia Tools & Applications;Oct2015, Vol. 74 Issue 19, p8455 

  The growing availability of large amounts of multimedia contents in science and industry have made data mining applications such as data classification highly demanding. The contribution of this paper is two-fold. First, we propose an approach for constructing a decision tree based...

• CONSIDER THE POSSIBILITIES. Coffee, Peter // eWeek;07/03/2000, Vol. 17 Issue 27, p41 

  Discusses how to make the most of parallel processing. Cost benefit of mass producing medium-performance processors; Redefining a problem for parallel solution; Need to perform speculative execution that produces many results.

• Embedded `supercomputer' boards in development. Jaenicke, Richard // Electronic News;09/15/97, Vol. 43 Issue 2185, p51 

  Focuses on the design of multiprocessors. Challenges in designing multiprocessors; Employment of parallel processing in multiprocessor architectures; Hierarchal model of parallel processing; Ways to provide rapid synchronization; Features of the network supercomputer level of the hierarchy.

• Digital closed captioning issues.  // CED;Mar2008, Vol. 34 Issue 3, p54 

  The author reflects on issues about digital captioning in the U.S. He states that the two issues include the delivery of analog programs after the digital transition and the limitations of the popular High-Definition Multimedia Interface (HDMI). He discusses the significant limitations of the...

• An Approximate Analytical Performance Model for Multistage Interconnection Networks with Backpressure Blocking Mechanism. Garofalakis, John; Stergiou, Eleftherios // Journal of Communications;Mar2010, Vol. 5 Issue 3, p247 

  Multistage Interconnection Networks (MINs) are used to interconnect different processing modules in various parallel systems or on high bandwidth networks. In this paper an integrated performance methodology is presented. A new approximate performance model for self-routing MINs consisting of...

• Everything you wanted to know about multimedia but were afraid to ask. Schlossberg, Howard // Marketing News;5/25/1992, Vol. 26 Issue 11, p10 

  The article offers observation on the growing popularity of multimedia technology in the U.S. According to Microsoft Corp. Chairman Bill Gates, multimedia is a software that includes audio, video and text, and a multimedia machine is that one piece of equipment that administers all those...

Read the Article