HP touts FPGA technology breakthrough

Taylor, Colleen
January 2007
Electronic News;1/22/2007, Vol. 53 Issue 4, p12
Trade Publication
The article reports on the results of research by Greg Snider and Stan Williams of Hewlett Packard (HP) that could lead to the creation of field programmable gate array (FPGA) upto 8 times denser, while using less energy for a given computation than existing ones. They said that such chips could be created using the same sized transistors as those used in existing FPGA design. The technology was named field programmable nanowire interconnect (FPNI). The study was conducted using classic modelling and simulation approaches.


Related Articles

  • A Low Power Asynchronous FPGA With Power Gating and Dual Rail Encoding. Naveena, K.; Kirthika, N. // International Journal of Computer Science Engineering & Technolo;Mar2012, Vol. 2 Issue 3, p949 

    A low power Asynchronous FPGA with LEDR encoding and 4-Phase dual Rail Encoding is designed in this paper. 4-Phase Dual Rail encoding is to achieve small area and LEDR encoding is to get high throughput and low power. LEDR encoding is done at input and 4-phase dual rail encoding is done at the...

  • Realization of Tone Encoder/Decoder Based on FPGA and FPAA. Radeva, Petya Hristova; Todorov, Emilian Antonov; Pandiev, Ivailo Milanov // Annual Journal of Electronics;2011, Vol. 5 Issue 1, p43 

    This paper presents an approach for implementation of DTMF encoder/decoder using programmable analog and digital arrays. To accomplish this goal commercially available Field Programmable Gate Array (FPGA) and Field Programmable Analog Array (FPAA) integrated circuits are used. A matrix keyboard...

  • Counting on gate counts? Don't count on it. Dipert, Brian // EDN;08/03/98, Vol. 43 Issue 16, p52 

    Offers advice which can by utiliuzed when selecting complex- programmable logic device (CPLDs) and field programmable gate arrays (FPGAs). Use of a programmable AND and fixed OR architecture by CPLDs; Advantages of CPLDs and FPGAs; Reference to the QuickLogic which offers the free Web-based...

  • Careful HDL coding maximizes performance in LUT-based FPGAs. Samhouri, Samir // Electronic Design;12/14/98, Vol. 46 Issue 28, p51 

    Discusses the importance of understanding the interaction between HDL coding style, field-programmable gate array (FPGA) device architectures and design software in maximizing lookup tables (LUT)-based FPGAs. FPGA features that synthesis tools may have difficulty implementing; Configuration of...

  • FPGAs connect the smart grid. Johnson, John // Electronics Weekly;4/17/2013, Issue 2544, p17 

    The article reports on the use of field programmable gate arrays (FPGAs) to tackle the design challenges of smart metering systems.

  • Altera serdes FPGAs hit 3.125Gbit/s I/O.  // Electronics Weekly;11/6/2002, Issue 2075, p5 

    Evaluates the family of field programmable gate arrays (FPGA) from Altera, called StratixGX. Applications of the FPGA; Technology used; Models.

  • FPGAs and CPLDs attract mil/aero suppliers' support. Shepard, Jeffrey D. // Military & Aerospace Electronics;Jun95, Vol. 6 Issue 6, p16 

    Focuses on the overall growth in the military/aerospace demand for field programmable gate arrays (FPGAs) and complementary metal oxide semiconductor programmable logic devices. Lack of a single accepted definition of a commercial off-the-shelf part; Radiation-hardened FPGAs.

  • Signal Integrity Tips Ensure FPGA Designers Meet Critical Market Windows. Green, Lynne; Ballantyne, Rick // Electronic Design;05/29/2000, Vol. 48 Issue 11, p97 

    Focuses on signal integrity issues facing the field-programmable-gate-array designers. Signal edge rates; Reduction of prototypes.

  • Cores for programmable logic: Hard and soft choice. Iwanczuk, Raman // ECN: Electronic Component News;May98, Vol. 42 Issue 5, p135 

    Discusses `soft' and `hard'/`embedded' methods field programmable gate array (FPGA) vendors use for delivering cores for the high-density, system-on-a-chip logic market. Importance of cores, predefined systems functions, in maintaining time-to-market value of FPGAs; Looking at both methods to...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics