TITLE

Builsing rigs

AUTHOR(S)
Nelson, Gary
PUB. DATE
October 2006
SOURCE
Electronics Weekly;10/25/2006, Issue 2262, p28
SOURCE TYPE
Trade Publication
DOC. TYPE
Article
ABSTRACT
The article reports on how mixed-technology connectors can build rigs with far fewer connection points compared to a conventional test rig based on discrete connectors and cables for power. Mixed-technology connectors can reduce the total size of the building rig by up to four times and lower the overall cost.
ACCESSION #
23146928

 

Related Articles

  • 130nm Logic Technology Featuring 60nm Transistors, Low-K Dielectrics, and Cu Interconnects. Thompson, Scott; Alavi, Mohsen; Hussein, Makarem; Jacob, Pauline; Kenyon, Chris; Moon, Peter; Prince, Matthew; Sivakumar, Sam; Tyagi, Sunit; Bohr, Mark // Intel Technology Journal;5/16/2002, Vol. 6 Issue 2, p5 

    Transistor gate dimensions have been reduced 200X during the past 30 years (from 10�m in the 1970s to a present-day size of 0.06�m). The transistor and feature size scaling have enabled microprocessor performance to increase exponentially with transistor density and microprocessor...

  • Excitement is in the Air. Snyder, Cary // Electronic News (10616624);6/10/2002, Vol. 48 Issue 24, p6 

    Focuses on the panel discussion at the PCI Developers Conference held in San Jose, California in June 2002, regarding personal computer interconnect (PCI) technology. Advances in PCI technology; Functions of PCI; Benefits of PCI technology.

  • Recent Patents on Cu/low-k Dielectrics Interconnects in Integrated Circuits. Qing Jiang; Zhu, Yong F.; Ming Zhao // Recent Patents on Nanotechnology;Nov2007, Vol. 1 Issue 3, p193 

    In past decades, the development of microelectronics has moved along with constant speed of scaling to maximize transistor density as driven by the need for electrical and functional performance. For further development, the propagation velocity of electromagnetic waves becomes increasingly...

  • Correlation between a threshold failure time and void nucleation for describing the bimodal electromigration behavior of copper interconnects. Filippi, R. G.; Wang, P.-C.; Brendler, A.; Lloyd, J. R. // Applied Physics Letters;8/17/2009, Vol. 95 Issue 7, p072111 

    Electromigration testing of an interconnect system comprised of copper metallization and a low-k dielectric material gives rise to bimodal lognormal statistics with early and late fails. When separated from one another, we observed failure modes characterized by a three-parameter lognormal...

  • Low-k Reaching its Limits.  // Electronic News;12/27/2004, Vol. 50 Issue 52, pN.PAG 

    Discusses concerns regarding the economic practicality of the incorporation of low-k dielectric materials in the semiconductor manufacturing industry. Advantage and disadvantage of low-k materials in semiconductor manufacturing applications; Information on an alternative manufacturing strategy...

  • Switched-fabric vendors race toward military electronics applications. Ames, Ben // Military & Aerospace Electronics;Apr2004, Vol. 15 Issue 4, p36 

    Reports on the use of switched-fabric interconnects in military electronics applications. Definition of switched-fabric interconnects as fast-serial-data pipelines designed to replace bus-based I/O architectures; Wide range of available fabrics; Criteria used by designers in selecting...

  • Bottom-up approach for carbon nanotube interconnects. Li, Jun; Ye, Qi; Cassell, Alan; Ng, Hou Tee; Stevens, Ramsey; Han, Jie; Meyyappan, M. // Applied Physics Letters;4/14/2003, Vol. 82 Issue 15, p2491 

    We report a bottom-up approach to integrate multiwalled carbon nanotubes (MWNTs) into multilevel interconnects in silicon integrated-circuit manufacturing. MWNTs are grown vertically from patterned catalyst spots using plasma-enhanced chemical vapor deposition. We demonstrate the capability to...

  • Mechanism of reliability failure in Cu interconnects with ultralow-κ materials. Michael, N.L.; Choong-Un Kim; Gillespie, P.; Augur, R. // Applied Physics Letters;9/8/2003, Vol. 83 Issue 10, p1959 

    This letter presents evidence of an oxidation-driven failure mechanism in Cu interconnects integrated with ultralow-κ materials. It is found that the open pore structure of ultralow-κ materials allows oxidants in the ambient to reach the interconnect structure and induce oxidation of Cu....

  • Calculation of effective dielectric constants for advanced interconnect structures with low-k dielectrics. Seung-Hyun Rhee; Radwin, Martin D.; Man Fai Ng; Martin, Jeremy I.; Erb, Darrell // Applied Physics Letters;9/29/2003, Vol. 83 Issue 13, p2644 

    Effective dielectric constants of advanced interconnects with low-k and ultra-low-k dielectrics were evaluated by two-dimensional capacitance analysis. The analysis was performed for interconnect design rules proposed for 65 nm node high-performance integration. Interconnects with various...

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics