TITLE

Q5

PUB. DATE
October 2006
SOURCE
Electronics Weekly;10/25/2006, Issue 2262, p3
SOURCE TYPE
Trade Publication
DOC. TYPE
Question & Answer
ABSTRACT
The article presents questions and answers related to the electronic industry. One of the readers asks that can one put a figure on the upper limit for power density. Another reader asks about the significance of the current trend among chip and module firms to digitally control point of load converters on a serial bus.
ACCESSION #
23146900

 

Related Articles

  • The Diversity and Evolution Process of Bus System Performance in Chinese Cities: An Empirical Study. Xiaohong Chen; Xiang Wang; Hua Zhang; Jia Li // Sustainability (2071-1050);2014, Vol. 6 Issue 11, p7751 

    Bus system performance varies from city to city, and experience clearly indicates that simply increasing the size of bus fleet cannot always improve bus system performance. It is therefore necessary to identify the major variables of bus system performance in different cities and implement a...

  • PMBus: The New Poser-Management Paradigm.  // Electronic Design;1/12/2006, Vol. 54 Issue 1, p76 

    The article presents information on the power management buses (PMBus). PMBus control, monitor, and define a digital communications protocol that enables power converters to be configured, monitored, and maintained according to a standard set of commands. The use of PMBus can set a power...

  • I[sup2]C Bus Buffers Meet CompactPCI, AdvancedTCA Challenges.  // Electronic Design;3/15/2004, Vol. 52 Issue 6, p34 

    With the PCA951x Family of Philips Semiconductors hot swappable-I2 C bus buffers, designers can implement larger I2 systems to handle the maintenance and control functions required in Compact PCI and AdvancedTCA architectures. The five devices in the PCA951x family can also be used in normal I2...

  • Want to launch a rocker from your USB port? Altom, Tim // Indianapolis Business Journal;6/11/2007, Vol. 28 Issue 14, p40 

    The article focuses on the universal serial bus (USB) port. The USB standard was created by Hewlett-Packard, Apple, NEC, Microsoft, Intel and others. The flash drive is one of the first great ideas for USB. The USB port supplies electricity from the computer's power supply. The Web site of Think...

  • Good-Bye PCI, Hello Arapahoe. Tynan, Daniel // PCWorld;Jan2002, Vol. 20 Issue 1, p69 

    Discusses the third-generation input/output bus for computing. Details of a bus in development by Intel; Features and capabilities; Availability; How the technology could increase the cost of a personal computer.

  • Do You Plan on Implementing iSCSI?  // Storage Magazine;Oct2004, Vol. 3 Issue 8, p18 

    This article provides statistics on the users of Small Computer System Interface Protocol over Transport Control Protocol/Internet Protocol (iSCSI) in the U.S., as of October 2004. Storage magazine readers are slowly coming around to iSCSI, 45 percent stated that they have either already...

  • Build a USB-based GPIB controller. Gla ar, BoĊĦtjan; Jankovec, Marko; Topic, Marko // EDN;12/16/2005, Vol. 50 Issue 26, p64 

    The article explores the idea of creating a universal serial bus (USB)-based general-purpose-interface bus (GPIB) controller. A GPIB controller is considered as an internal interface card or an external device. Developing a GPIB controller is easier and cheaper than its commercial counterparts....

  • Competing bus technologies continue to coexist. Mathew, Vijay // Test & Measurement World;Dec2008/Jan2009, Vol. 28 Issue 11, p21 

    The article reports on the coexistence of VXI computer bus technologies competition in the U.S. According to the article, several industries are considered the largest user segment for VXI including the military, aerospace, and defense and cites the significance of the VXI to these industries...

  • Improved-MOESI Cache Coherence Protocol. Altwaijry, Hesham; Alzahrani, Diyab // Arabian Journal for Science & Engineering (Springer Science & Bu;Apr2014, Vol. 39 Issue 4, p2739 

    The cache coherence protocol plays an important role in the performance of distributed and centralized shared-memory multiprocessors. A variety of bus-based cache coherence protocols exist and differ mainly in the way they respond to the transactions, and the bus transition state. These...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics