TITLE

Microscale string resonators have highest Q

PUB. DATE
August 2006
SOURCE
Electronics Weekly;8/2/2006, Issue 2252, p7
SOURCE TYPE
Trade Publication
DOC. TYPE
Article
ABSTRACT
The article reports that researchers of the Cornell University in Ithaca, New York, have used a unique construction technique to make micro-scale string resonators. The string is made starting from a silicon wafer and the nitride is etched and patterned, then the oxide is removed to free the string. The strings have been made mainly for physics experiments, but will be tried as sensors also.
ACCESSION #
23133381

 

Related Articles

  • `Smoothing' silicon wafers could improve performance. Schofield, Julie Anne // Design News;10/21/96, Vol. 52 Issue 20, p12 

    Reports on the development of a technology by materials scientists at Cornell University in Ithaca, New York that could improve the performance and yield of silicon wafers. Creation of arrays of atomically flat silicon surfaces; Possible elimination of the harmful features of the surface that...

  • Electron paramagnetic resonance study of porous silicon. Bhat, S.V.; Jayaram, K. // Applied Physics Letters;4/27/1992, Vol. 60 Issue 17, p2116 

    Presents an electron paramagnetic resonance study of porous silicon (Si). Observation of anisotropic Zeeman and hyperfine tensors; Factors attributed to the localization of charge carriers; Growth of Si layers by anodization of non-degenerate p-type (100) Si wafer.

  • Wafer-bonded single-crystal silicon slot waveguides and ring resonators. Briggs, Ryan M.; Shearn, Michael; Scherer, Axel; Atwater, Harry A. // Applied Physics Letters;1/12/2009, Vol. 94 Issue 2, pN.PAG 

    We fabricated horizontal Si slot waveguides with a 25 nm SiO2 slot layer by bonding thin Si-on-insulator wafers. After removing the Si substrate and buried oxide from one side of the bonded structure, grating-coupled waveguides and ring resonators were partially etched into the Si/SiO2/Si device...

  • 300 mm: Summit meeting, new products unveiled. P.D.; M.L. // Solid State Technology;Oct96, Vol. 39 Issue 10, pS5 

    Reports on new products unveiled during the Wafer Summit. Plan by the SELETE organization to conduct a 300-mm equipment evaluation; Introduction by Tencor Instruments of a new 300-mm unpatterned wafer inspection system; Demonstration of Mattson Technology's Aspne 3 Strip system for 300-mm tools.

  • Asyst introduces 300mm wafer cassette.  // Electronic News (10616624);6/5/95, Vol. 41 Issue 2068, p49 

    Looks at Asyst Technologies' Asyst Auto-Kinematic Cassette, a crucial element in the handling of 300-millimeter (12-inch) wafers. The semiconductor industry's transition to 300mm wafers; Semiconductor Equipment & Materials International's development of standards for the 300mm wafers;...

  • Automation and control for 300-mm process tools. Drew, Mitchell A.; Hanssmann, Michael G. // Solid State Technology;Jan97, Vol. 40 Issue 1, p51 

    Expounds on the development of semiconductor devices for 300-mm wafer process tools. Circulation of guidance documents to manufacturers; Loadloack configurations; Single wafer handling; Wafer alignment; Equipment control strategies; Temperature, uniformity and timing requirements.

  • Challenges in the deep-submicron. Seshan, Krishna // Solid State Technology;Jan97, Vol. 40 Issue 1, p120 

    Presents the views of the author on the requirements to enable microns to be compatible with changing semiconductor manufacturing processes. Evaluation of synchrotron and ion-beam sources for production equipment; Deposition/etch integration; Metrology; CD modeling; Wet cleans; Low-k...

  • Cleaning the slate: 300-mm transition can improve factory effectiveness. Alexanderson, Jon // Solid State Technology;Jul97, Vol. 40 Issue 7, p102 

    Examines the transition to 300 mm semiconductor wafer processing in the United States. Cost effectiveness; Equipment effectiveness; I3001 guidelines for lot delivery, buffering and loading; Factors influencing the speedy transition to 300 mm wafers.

  • GLOBALFOUNDRIES demonstrates 3D TSV capabilities on 20nm technology.  // Solid State Technology;Jun2013, Vol. 56 Issue 4, p8 

    The article focuses on the functional 20 nanometer (nm) silicon wafers from GLOBALFOUNDRIES with integrated through-silicon vias (TVSs). It states that the TVSs allow multiple chip stacking and enable communication among the circuits. It mentions that company engineers have developed a contact...

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics