Power politics

Donovan, John
November 2006
Portable Design;Nov2006, Vol. 12 Issue 11, p4
The article reports on the competition between Electronic Design Automation (EDA) Cos. regarding creating low-power budget design products. The Cadence Design Systems Inc. had launched the Power Forward Initiative to develop integrated circuits Common Power Format (CPF) along with other seven user companies, and announced that their group will be closed to membership until initial release of CPF in January 2007. The condition prompted Cadence EDA company competitors to express their opposition to the decision. During the Low Power Coalition meeting on October 5, 2006, Cadence expressed its decision to give LPC members a read only aces to CPF which made other members to disagree. The Si2 Low Power Standards Workshop aims in developing cooperation between EDA companies.


Related Articles

  • Common Power Format Comes To Fruition In Tool Suite. Maliniak, David // Electronic Design;2/15/2007, Vol. 55 Issue 4, p28 

    The article discusses the Common Power Format (CPF), a specification for developing low power integrated circuits, created by Cadence Design Systems Inc. It is also a recognized specification of the Silicon Integration Initiative (Si2) and utilized as Cadence's existing tools. The CPF was the...

  • The low-voltage limbo saga: Operating voltages continue to drop. Bursky, Dave // Electronic Design;10/22/98, Vol. 46 Issue 24, p65 

    Cites the emergence of new electronic circuit techniques and processes in reducing operating voltage and power drain. Sun Microelectronics Inc.'s UltraSPARC III; Leveraging of sub-threshold effects to create high-performance circuits; Schemes that use dual threshold voltage levels; Reduction of...

  • Power-On-Reset Schematic with Low-Voltage Flag Generation Circuitry with Build-in Initial State. Karachomakov, Angel Nikolaev // Annual Journal of Electronics;2010, Vol. 4 Issue 1, p69 

    With the advent of supply voltage scaling in integrated circuits design, the strict power supply monitoring is becoming an important issue for the designers to cope with. The restrictions, requirements and included features to state of the art Power -- On -- Reset circuits are getting more and...

  • Cadence offers low-power-methodology kit. Santarini, Michael // EDN;7/19/2007, Vol. 52 Issue 15, p30 

    The article evaluates the Low Power Methodology kit from Cadence Design Systems Inc.

  • Minimizing Spurious Switching Activities with Transistor Sizing. Wr√≥blewski, Artur; Schimpfle, Christian V.; Schumacher, Otto; Nossek, Josef A. // VLSI Design;Oct2002, Vol. 15 Issue 2, p537 

    In combinatorial blocks of static CMOS circuits transistor sizing can be applied for delay balancing as to guarantee synchronously arriving signal slopes at the input of logic gates, thereby avoiding glitches. Since the delay of logic gates depends directly on transistor sizes, their variation...

  • Reduction of Power Dissipation in Dynamic BiCMOS Logic Gates by Transistor Reordering. Hasan, S.M. Rezaul; Wahab, Yufridin // VLSI Design;Oct2002, Vol. 15 Issue 2, p547 

    This paper explores the deterministic transistor reordering in low-voltage dynamic BiCMOS logic gates, for reducing the dynamic power dissipation. The constraints of load driving (discharging) capability and NPN turn-on delay for MOSFET reordered structures has been carefully considered....

  • The Study on Embedded Memory Circuit Design in Low-power SoC Chips for Mobile Systems. Ren Guocan; Wang Songliang; Shao Hua // International Journal of Advancements in Computing Technology;Jan2012, Vol. 4 Issue 1, p155 

    The most important characteristic is a battery of mobile communication system with high performance, low power consumption and small size. Small form factor, and realize the system chips (SoC) and 3 D die-stacking (3 D-IC) method is to use multiple-chip instead of traditional solutions....

  • EDA ROUNDUP.  // Electronic Design;6/21/2004, Vol. 52 Issue 14, p36 

    This article presents news related to electronic industry. A SystemVerilog implementation working group will drive the phased implementation and multivendor interoperability of SystemVerilog's design and assertion constructs. EDA vendors in the newly formed group include Cadence Design Systems....

  • Si2 Forms Low-Power Coalition. Mutschler, Ann Steffora // Electronic News;10/9/2006, Vol. 52 Issue 41, p44 

    The article reports on a Low-Power Coalition (LPC) formed by Silicon Integration Initiative (Si2) that will work to create enhanced capabilities in low-power integrated circuit design flows. Work in the LPC will include low-power design intent and logical/physical implementation, with the intent...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics