TITLE

DDR-SDRAM, high-speed, source-synchronous interfaces create design challenges

AUTHOR(S)
Collins; Nikel, Hansel A.
PUB. DATE
September 1999
SOURCE
EDN;09/02/99, Vol. 44 Issue 18, p63
SOURCE TYPE
Trade Publication
DOC. TYPE
Article
ABSTRACT
Reports that electronics design engineers are turning to source-synchronous interconnects to increase system-performance expectations beyond the capability of traditional interfaces. Comparison of source-synchronous interfaces with standard interfaces; Technique for implementing interfaces; Double-data-rate synchronous dynamic random access memory design analysis.
ACCESSION #
2294008

 

Related Articles

  • ADC-to-PC interface transfers data in nibbles. Travis; Swager, Bill // EDN;12/09/99, Vol. 44 Issue 25, p162 

    Recommends a circuit design that uses a Centronics printer port to interface an eight-channel, 8-bit ADC to a personal computer. Reduction of cost of addressing and decoder circuitry; Saving of one expansion slot for interfacing; Number of available input lines to the printer port.

  • EEPROM Interface for Beginners. CHALANA, ROBIN // Electronics For You;May2013, Vol. 2 Issue 1, p86 

    The article discusses the development of EEPROM two-wire interface (TWI) to increase hardware efficiency and simplify integrated circuit design. It offers guidelines for beginners when writing data from the microcontroller to the EEPROM. It mentions the use of AT24C02 EEPROM non-volatile memory...

  • Ethernet Interface for Automation Systems. KUMAR, NIRANJAN // Electronics For You;May2013, Vol. 2 Issue 1, p89 

    The article discusses the design and implementation of Ethernet interface for automation systems using a microcontroller. It mentions the use of Ethernet interface in connecting the automation system to the router. It notes that microcontroller IC3 continuously monitors light and temperature and...

  • Using a Static Timing Analysis Tool to Generate SDC Timing Constraints. Long, Jerry // CircuiTree;Oct2008, Vol. 21 Issue 10, p38 

    The article highlights the utilization of a static timing analysis tool to generate Synopsys design constraint (SDC) format and to aid in interface design and development. Accordingly, the tool can produce place-and-route constraints in SDC that relate to design-specific timing measurements and...

  • LVDS drives boundary scan test adoption.  // Electronics Weekly;11/15/2006, Issue 2265, p10 

    The increasing popularity of high speed digital interfaces, such as low voltage differential signaling, is driving the move towards using the latest version of boundary scan testing based on the IEEE1149.6 standard. James Stanbridge, sales manager, JTAG Technologies, said the increasing use of...

  • Tools expand support for CPLD and FPGA development. Moretti, Gabe; Granville, Fran // EDN;11/25/2004, Vol. 49 Issue 24, p22 

    This article highlights the addition of a Joint Test Action Group (JTAG) interface to the Nexar system of Altium. The addition of the JTAG port enables engineers to use their field programmable gate array (FPGA)-development boards to interactively design and debug digital systems. The universal...

  • Seven-segment LCD uses two-wire interface. Krobath, Hans // EDN;9/4/2003, Vol. 48 Issue 19, p89 

    Provides information on how to connect seven-segment liquid crystal displays using a two-wire interface. Description of the design using an Atmel ATtiny12 microcontroller; Instructions for the connection.

  • 8-Bit MCU Lightens LIN Load.  // Electronic Design;11/7/2005, Vol. 53 Issue 25, p67 

    The article provides information about STMicroelectronics NV's 20-pin ST7Lite3 that offers a LINSCI serial interface. It targets local interconnect network (LIN) applications in automotive and low-cost sensor and control applications. LINSCI significantly reduces the network protocol overhead,...

  • INTERFACE CIRCUIT ALLOWS USERS TO CONTROL DC MOTOR'S SPEED. Ali Al-Raie, Firas M. // Electronic Design;10/1/2009, Vol. 57 Issue 20, p58 

    The article presents the electronic design of an interface circuit. It states that the circuit is designed to provide three levels of speed controls for a direct current (dc) motor, using a personal computer's parallel port. The designated counter inputs are designed to receive the control...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics