TITLE

Optimizing your circuit designs

AUTHOR(S)
Mancini
PUB. DATE
September 1999
SOURCE
EDN;09/02/99, Vol. 44 Issue 18, p46
SOURCE TYPE
Trade Publication
DOC. TYPE
Article
ABSTRACT
Describes how electronics engineers can optimize their designs by selecting the correct component values. Ability to improve specified or nonspecified parameters without sacrificing specifications or circuit simplicity; Single-transistor line receiver as an application example.
ACCESSION #
2294006

 

Related Articles

  • Evolutionary Synthesis of Arithmetic Circuit Structures. Takafum Aoki; Naofumi Homma; Tatsuo Higuchi // Artificial Intelligence Review;Dec2003, Vol. 20 Issue 3/4, p199 

    This paper presents an efficient graph-based evolutionary optimization technique called Evolutionary Graph Generation (EGG), and its application to arithmetic circuit synthesis. Key features of EGG are to employ a graph-based representation of individuals and to manipulate the graph structures...

  • Evolutionary Synthesis of Arithmetic Circuit Structures. Takafum Aoki; Naofumi Homma; Tatsuo Higuchi // Artificial Intelligence Review;Dec2003, Vol. 20 Issue 3/4, p199 

    This paper presents an efficient graph-based evolutionary optimization technique called Evolutionary Graph Generation (EGG), and its application to arithmetic circuit synthesis. Key features of EGG are to employ a graph-based representation of individuals and to manipulate the graph structures...

  • THE NEED FOR HYBRID OPTIMIZATION. Bhattacharya, Debashis // Electronic Design;1/20/2003, Vol. 51 Issue 2, p22 

    Discusses the needs for hybrid optimization for designers of application-specific integrated circuits and application-specific standard parts using cell-based methods. Advantage of the hybrid optimization for designing at logic and transistor level; Necessity for automation in the electronic...

  • Digital Circuit Structure Design via Evolutionary Algorithm Method. Chong, K. H.; Aris, I. B.; Sinan, M. A.; Hamiruce, B. M. // Journal of Applied Sciences;2007, Vol. 7 Issue 3, p380 

    In this study, a new method for automatic optimization of digital circuit design method has been introduced. This method is base on randomized search techniques mimicking natural genetic evolution. The proposed method is an iterative procedure that consists of a constant-size population of...

  • Performance-Optimized Design for Parametric Reliability. Ramyanshu Datta; Jacob Abraham; Abdulkadir Utku Diril; Abhijit Chatterjee; Kevin Nowka // Journal of Electronic Testing;Jun2008, Vol. 24 Issue 1-3, p129 

    Abstract  Process variations have a significant impact on behavior of integrated circuits (ICs) designed in deep sub-micron (DSM) technologies, and it has been estimated that in some cases up to a generation of performance can be lost due to process variations (Bowman et al.,...

  • Automatic dimensional synthesis without optimization for stepped impedance low-pass filters. Simeoni, M.; Cacchione, S.; Vanin, F.; Molina-Perez, J.; Schmitt, D. // Microwave & Optical Technology Letters;1/20/2005, Vol. 44 Issue 2, p190 

    An automatic procedure for direct-dimension definition of stepped-impedance low-pass filters is presented. The procedure does not require any kind of iterative optimization, thus resulting in a very fast design. Two examples of rectangular waveguide low-pass filters are presented. The results...

  • Multimode Pareto fronts for design of reconfigurable analogue circuits. Castro-López, R.; Roca, E.; Fernández, F.V. // Electronics Letters;1/15/2009, Vol. 45 Issue 2, p95 

    Multimode Pareto-optimal fronts are presented. This is a novel concept that can be key in the design of reconfigurable analogue circuits, because it contains information not only on the trade-offs among the circuit performances, but also on its reconfiguration capabilities. A method to generate...

  • System-level yield optimisation using hierarchical-based design flow. Ali, S.; Wilson, P. R.; Wilcock, R. // Electronics Letters;6/4/2009, Vol. 45 Issue 12, p605 

    A new approach in hierarchical optimisation is presented, capable of optimising both the performance and yield of a system-level analogue circuit design. A behavioural model that combines the performance and variation from a Pareto-front is developed which can be used to optimise the...

  • Chapter 3: Transistor-Level Statistical Methodologies.  // Foundations & Trends in Electronic Design Automation;2006, Vol. 1 Issue 4, p358 

    Chapter 3 of the book "Foundations and Trends in Electronic Design Automation" is presented. It discusses the transistor-level statistical analysis and optimization techniques, as well as the projection-based performance modeling and asymptotic probability extraction. The comparison between...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics