ISMI Details 300 Prime Wafer Transition

Mutschler, Ann Steffora
October 2006
Electronic News;10/2/2006, Vol. 52 Issue 40, p44
Trade Publication
The article reports that the International Sematech Manufacturing Initiative (ISMI) has unveiled the initial scope of its 300mm Prime wafer transition effort. 300 Prime is an ISMI strategy to improve 300mm manufacturing productivity. ISMI is working with stakeholders to design 300 Prime as a spectrum of practical options that lead to the cost-effective introduction of larger wafers.


Related Articles

  • Sematech Awards Litho Contract to ASML. Taylor, Colleen // Electronic News;9/25/2006, Vol. 52 Issue 39, p38 

    The article reports on a contract awarded by semiconductor research and development consortium Sematech to ASML Holding NV to qualify the imaging performance of advanced logic patterns, metrology structures and defect designs for the 45nm, 32nm and 22nm technology nodes. ASML will supply...

  • Automated inspection improves yield, reduces manufacturing cost of 3DICs.  // Solid State Technology;Feb2010, Vol. 53 Issue 2, p13 

    The article reports on the collaborative efforts at Sematech Inc.'s wafer-to-wafer (WtW) third-dimensional (3D) interconnect line for the development of standards and best practices for the automated inspection of 3D integrated circuits (3DICs) and through silicon vias (TSV) processes in New...

  • Inside the first 450mm printed wafer. D. V. // Solid State Technology;Oct2011, Vol. 54 Issue 9, p7 

    The article reports on the announcement by SEMATECH Inc. at the SEMICON West 2011 of the 450 millimeters (mm) imprinted wafer from EV Group Inc. (EVG).

  • Sematech breakthrough: Using copper on wafers. McGrath, Dylan // Electronic News;08/18/97, Vol. 43 Issue 2181, p8 

    Announces the production of Sematech Inc.'s first copper metallized wafers. Advantages of using copper on silicon; Concern about aluminum on silicon wafers; Implications for the advancement of the semiconductor manufacturing technology for Sematech members.

  • TI Rolls Out Analog NanoStar Devices.  // Electronic News;10/13/2003, Vol. 49 Issue 41, pN.PAG 

    Focuses on the launch of the NanoStar wafer chip-scale packaging from Texas Instruments Corp. Assembly procedure; Features; Availability.

  • Wafer-level packaging update. Demmin, Jeffrey C. // Solid State Technology;Nov2003, Vol. 46 Issue 11, p34 

    Reports on wafer-level packaging (WLP) in the semiconductor packaging industry. Broad proliferation of WLP as indicated by growth across all product lines; Basic deposition and patterning process for WLP; Requirement of bump complacency.

  • How Long Until the Next Killer Application? Vardaman, E. Jan // Circuits Assembly;Mar2003, Vol. 14 Issue 3, p22 

    Focuses on developments in the commercial use of semiconductor packaging technology. Contribution of the chip-scale packages technology in the making of mobile phones; Need for integrated circuit packages to adopt miniature size and enhanced functionality; Brief information about use of the...

  • SEMI SMG Reports Q2 Shipments.  // Advanced Packaging;Nov2003, Vol. 12 Issue 11, p12 

    Reports on the quarterly analysis of the silicon wafer industry conducted by SEMI Silicon Manufacturers Group (SMG) indicating that worldwide silicon wafer area shipments increased by eight percent during the second quarter of 2003 when compared to the first quarter. Background on SMG; Total...

  • X-ray reflectivity of ultrathin twist-bonded silicon wafers. Eymery, J.; Fournel, F. // Applied Physics Letters;11/29/1999, Vol. 75 Issue 22, p3509 

    Studies x-ray reflectivity of ultrathin twist-bonded silicon wafers. Interface quality and surface roughness; Measurement of homogeneity thickness; Thickness fluctuations.


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics