Integrating the RF signal chain in cell phones

Novak, Rodd
August 2006
Portable Design;Aug2006, Vol. 12 Issue 8, p17
The article offers information about the ultracomplementary metal oxide semiconductor (ultraCMOS), a patented model of silicon-on-insulator technology used to integrate response frequencies in cellular telephones. It is the leading technology for digital baseband processing and offers low power, manufacturability, repeatability, and scalability benefits in an easy-to-use process. It also provides better performance compared to gallium arsenide or silicon germanium for mobile phones. UltraCMOS is widely applied in mobile phones.


Related Articles

  • Ultrashallow junctions or ultrathin SOI? Current, M.I.; Bedell, S.W.; Malik, I.J.; Feng, L.M.; Henley, F.J. // Solid State Technology;Sep2000, Vol. 43 Issue 9, p66 

    Outlines the principal issues limiting junction formation for complementary metal oxide semiconductor (CMOS) on bulk silicon and presents an alternative roadmap using silicon-on-insulator (SOI) wafers. Limitations for ultrashallow junctions in bulk silicon CMOS; Types of SOI materials and...

  • Strained Silicon: Next Step in Boosting Semiconductor Performance. Studt, Tim // R&D Magazine;Jun2003, Vol. 45 Issue 6, p28 

    Discusses the development of advanced semiconductor fabrication technologies. Replacement of aluminum with copper for device interconnects; Benefits of the implementation of silicon-on-insulator technologies; Materials used for complementary metal oxide semiconductor devices.

  • SOI's CE Wave. Deffree, Suzanne // Electronic News;7/25/2005, Vol. 51 Issue 30, pN.PAG 

    Discusses the use of silicon-on-insulator technology by the consumer electronics industry. Comparison of the speed of crystal silicon and silicon oxide-based integrated circuits with those of complementary metal oxide semiconductor-based chips; Plan of Sony to apply the technology in their...

  • Dielectrically isolated silicon-on-insulator islands by masked oxygen implantation. Davis, J. R.; Robinson, A.; Reeson, K. J.; Hemment, P. L. F. // Applied Physics Letters;11/2/1987, Vol. 51 Issue 18, p1419 

    A method of forming dielectrically isolated silicon-on-insulator device islands by using a thin patterned masking layer during implantation of high doses of oxygen into silicon is described. Due to energy loss in the masking layer, the oxygen ions synthesize both a surface oxide in the masked...

  • A Comparative Study on a SOI-CMOS Capacitive Feedback Op-Amp Using different Bias Circuits for High Temperature Application. Jeongwook Koh; Arasu, Muthukumaraswamy Annamalai; Minkyu Je // International Proceedings of Computer Science & Information Tech;2012, Vol. 32, p142 

    In this paper, we present comparative study on implementation of 1.0 um SOI-CMOS capacitive feedback op-amps using two different bias circuits, constant-gm bias and constant-current bias circuits for down-hole drilling application among high temperature electronics from 0 °C to 225 °C....

  • CMOS evolution. Development limits. Jakubowski, A.; Łukasiak, L. // Materials Science (0137-1339);2008, Vol. 26 Issue 1, p5 

    Evolution of complementary metal oxide semiconductor (CMOS) technology is presented from the very first MOS transistors to state-of-the-art structures. Difficulties of scaling are discussed together with ways to overcome them. New options for silicon microelectronics (SOI technology and strain...

  • Experimental demonstration of a low-loss optical H-tree distribution using silicon-on-insulator microwaveguides. Vivien, L.; Lardenois, S.; Pascal, D.; Laval, S.; Cassan, E.; Cercus, J. L.; Koster, A.; Fédéli, J. M.; Heitzmann, M. // Applied Physics Letters;8/2/2004, Vol. 85 Issue 5, p701 

    The experimental demonstration of an optical H-tree distribution from one input to sixteen outputs compatible with the size of a microelectronic chip is reported. It is based on low-loss silicon-on-insulator rib submicron waveguides. Each branch is 1 cm long and includes four ultracompact T...

  • Use of nanocomposites to increase electrical “gain” in chemical sensors. Vieira, Sara M. C.; Beecher, Paul; Haneef, Ibraheem; Udrea, Florin; Milne, William I.; Namboothiry, Manoj A. G.; Carroll, David L.; Park, Jonghyurk; Maeng, Sunglyul // Applied Physics Letters;11/12/2007, Vol. 91 Issue 20, p203111 

    We have investigated chemical sensors by combining silicon-on-insulator complementary-metal-oxide-semiconducting microtechnology with nanotechnology. The sensing materials were single-walled carbon nanotubes and poly(3,3‴-dialkyl-quarterthiophone). The devices containing only nanotubes or...

  • Reliability Investigations up to 350°C of Gate Oxide Capacitors Realized in a Silicon-on-Insulator CMOS Technology. Grella, K.; Dreiner, S.; Vogt, H.; Paschen, U. // Journal of Microelectronic & Electronic Packaging;4th quarter 2013, Vol. 10 Issue 4, p150 

    It is difficult to use standard bulk-CMOS-technology at temperatures higher than 175°C due to high pn-leakage currents. Silicon-on-insulator-technologies (SOI), on the other hand, are usable up to 250°C and even higher, because leakage currents can be reduced by two to three orders of...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics